PCK2014, PCK2022, PCK2057 Selling Leads, Datasheet
MFG:PHI Package Cooled:SSOP D/C:00+
PCK2014, PCK2022, PCK2057 Datasheet download
Part Number: PCK2014
MFG: PHI
Package Cooled: SSOP
D/C: 00+
MFG:PHI Package Cooled:SSOP D/C:00+
PCK2014, PCK2022, PCK2057 Datasheet download
MFG: PHI
Package Cooled: SSOP
D/C: 00+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PCK2014A
File Size: 108283 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PCK2022R
File Size: 104778 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PCK2057
File Size: 97465 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
The PCK2057 is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK, CLK) to ten differential pairs of clock outputs and one differential pair of feedback clock outputs. The clock outputs are controlled by the clock inputs (CLK, CLK), the feedback clocks (FBIN,FBIN ), the 2-line serial interface (SDA, SCL), and the analog power input (AVDD). The two-line serial interface (I2C) can put the individual output clock pairs in a high-impedance state. When AVDD is tied to GND, the PLL is turned off and bypassed for test purposes. The device provides a standard mode (100 kbits) I2C interface for device control. The implementation is as a slave/receiver. The serial inputs (SDA, SCL) provide integrated pull-up resistors (typically 100 kW).
Two 8-bit, 2-line serial registers provide individual enable control for each output pair. All outputs default to enabled at power-up. Each output pair can be placed in a high-impedance mode, when a low-level control bit is written to the control register. The registers must be accessed in sequential order (i.e., random access of the registers is not supported). The I2C interface circuit can be supplied with either 2.5 V or 3.3 V (VDDI2C).
Since the PCK2057 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power-up.
SYMBOL |
PARAMETER |
CONDITION |
LIMITS
|
UNIT
| ||
MIN |
MAX | |||||
VDDQ/AVDD |
Supply voltage range |
0.5 |
3.6 |
V | ||
VDDI2C |
I2C supply voltage range |
0.5 |
3.6 |
V | ||
VI |
Input voltage range |
except SCL and SDA |
see Notes 2 and 3 |
0.5 |
VDDQ + 0.5 |
V |
SCL and SDA |
see Notes 2 and 3 |
0.5 |
VDDI2C + 0.5 |
V | ||
VO |
Output voltage range |
see Notes 2 and 3 |
-0.5 |
VDDQ + 0.5 |
V | |
IIK |
Input clamp current |
VI < 0 or VI >VDDQ |
- |
±50 |
mA | |
IOK |
Output clamp current |
VO < 0 or VO >VDDQ |
- |
±50 |
mA | |
IO |
Continuous output current |
VO = 0 to VDDQ |
±50 |
mA | ||
Continuous current to GND or VDDQ |
- |
±100 |
mA | |||
Ptot |
Storage temperature range |
-65 |
+150 |
°C |