PCK2010R, PCK2010RADL, PCK2010RDL Selling Leads, Datasheet
MFG:PHILIPS Package Cooled:SOP56 D/C:08+
PCK2010R, PCK2010RADL, PCK2010RDL Datasheet download
Part Number: PCK2010R
MFG: PHILIPS
Package Cooled: SOP56
D/C: 08+
MFG:PHILIPS Package Cooled:SOP56 D/C:08+
PCK2010R, PCK2010RADL, PCK2010RDL Datasheet download
MFG: PHILIPS
Package Cooled: SOP56
D/C: 08+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PCK2010R
File Size: 105359 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PCK2010RADL
File Size: 111599 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PCK2010RDL
File Size: 105359 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
The PCK2010R is a clock generator (frequency synthesizer) chip for a Pentium II and other similar processors.
The PCK2010R has four CPU clock outputs at 2.5 V, two CPUDIV2 clock outputs running at 1/2CPU clock frequency (66 MHz or 50 MHz depending on the state of SEL133/100) and four 3V66 clocks running at 66MHz. There are eight PCI clock outputs running at 33 MHz. One of the PCI clock outputs is free-running. Additionally, the part has three 2.5 V IOAPIC clock outputs at 16.67 MHz and two 3.3 V reference clock outputs at 14.318 MHz. All clock outputs meet Intel's drive strength, rise/fall time, jitter, accuracy, and skew requirements.
The part possesses dedicated power-down, CPUSTOP, and PCISTOP input pins for power management control. These inputs are synchronized on-chip and ensure glitch-free output transitions. When the CPUSTOP input is asserted, the CPU clock outputs and 3V66 clock outputs are driven LOW. When the PCISTOP input is asserted, the PCI clock outputs are driven LOW.
SYMBOL |
PARAMETER |
CONDITION |
LIMITS |
UNIT | |
MIN |
MAX |
||||
VDD3 | DC 3.3 V core supply voltage |
0.5 |
+4.6 |
V | |
VDDQ3 | DC 3.3 V I/O supply voltage |
0.5 |
+4.6 |
V | |
VDDQ2 | DC 2.5 V I/O supply voltage |
0.5 |
+3.6 |
V | |
IIK | DC input diode current |
VI < 0 |
50 |
mA | |
VI | DC input voltage |
Note 2 |
0.5 |
5.5 |
V |
IOK | DC output diode current |
VO > VCC or VO < 0 |
±50 |
mA | |
VO | DC output voltage |
Note 2 |
0.5 |
VCC + 0.5 |
V |
IO | DC output source or sink current |
VO = 0 to VCC |
±50 |
mA | |
TSTG | Storage temperature range |
65 |
+150 |
°C | |
PTOT | Power dissipation per package plastic medium-shrink (SSOP) |
For temperature range: 40 to +125°Cabove +55°C deratelinearlywith11.3mW/K |
850 |
mW |
NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.