Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
This P-Channel logic level enhancement mode field effect transistor is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, this one P-channel FET can replace several digital transistors with different bias resistors such as the DTCx and DCDx series.
FDV302P Maximum Ratings
Symbol
Parameter
FDV302P
Units
VDSS
Drain-Source Voltage
-25
V
VGSS
Gate-Source Voltage
-8
V
ID
Drain Current - Continuous - Pulsed
-0.12
A
-0.5
PD
Maximum Power Dissipation
0.35
W
TJ,TSTG
Operating and Storage Temperature Range
-55 to 150
°C
ESD
Electrostatic Discharge Rating MIL-STD-883D Human Body Model (100pf / 1500 Ohm)
6.0
kV
FDV302P Features
-25 V, -0.12 A continuous, -0.5 A Peak.
RDS(ON) = 13@ VGS= -2.7 V
RDS(ON) = 10@ VGS= -4.5 V
Very low level gate drive requirements allowing direct operation in 3V circuits. VGS(th) < 1.5V.
Gate-Source Zener for ESD ruggedness.>6kV Human Body Model
Compact industry standard SOT-23 surface mount package.
Replace many PNP digital transistors (DTCx and DCDx) with one DMOS FET.