TSB12LV22 (F711125A), TSB12LV22PZ, TSB12LV23 Selling Leads, Datasheet
MFG:TI Package Cooled:QFP D/C:01+
TSB12LV22 (F711125A), TSB12LV22PZ, TSB12LV23 Datasheet download
Part Number: TSB12LV22 (F711125A)
MFG: TI
Package Cooled: QFP
D/C: 01+
MFG:TI Package Cooled:QFP D/C:01+
TSB12LV22 (F711125A), TSB12LV22PZ, TSB12LV23 Datasheet download
MFG: TI
Package Cooled: QFP
D/C: 01+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: TSB10
File Size: 555679 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TSB12LV22PZP
File Size: 673089 KB
Manufacturer: TI [Texas Instruments]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TSB12LV23
File Size: 350866 KB
Manufacturer: TI [Texas Instruments]
Download : Click here to Download
The Texas Instruments TSB12LV23 is a PCI-to-1394 host controller compatible with the latest PCI Local Bus, PCI
Bus Power Management Interface, IEEE 1394-1995, and 1394 Open Host Controller Interface Specifications. The
chip provides the IEEE 1394 link function, and is compatible with serial bus data rates of 100 Mbits/s, 200 Mbits/s,
and 400 Mbits/s.
As required by the 1394 Open Host Controller Interface (OHCI) and IEEE 1394A Specifications, internal control
registers are memory mapped and non-prefetchable. The PCI configuration header is accessed through
configuration cycles specified by PCI, and provides Plug-and-Play (PnP) compatibility. Furthermore, the TSB12LV23
is compliant with the PCI Bus Power Management Interface Specification, per the PC 98 requirements. TSB12LV23
supports the D0, D2, and D3 power states.
The TSB12LV23 design provides PCI bus master bursting, and is capable of transferring a cacheline of data at 132
Mbytes/s after connection to the memory controller. Since PCI latency can be large even on a PCI Revision 2.1
system, deep FIFOs are provided to buffer 1394 data.
The TSB12LV23 provides physical write posting buffers and a highly tuned physical data path for SBP-2 performance.
The TSB12LV23 also provides multiple isochronous contexts, multiple cacheline burst transfers, advanced internal
arbitration, and bus holding buffers on the PHY/Link interface, thus, making the TSB12LV23 the best-in-class 1394
OHCI solution.
An advanced CMOS process is used to achieve low power consumption while operating at PCI clock rates up to
33 MHz.
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 3.6 V
Supply voltage range, VCCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 V to 5.5 V
Input voltage range for PCI, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 to VCCP + 0.5 V
Input voltage range for Miscellaneous and PHY interface, VI . . . . . . . . 0.5 to VCCI + 0.5 V
Output voltage range for PCI, VO . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 to VCCP + 0.5 V
Input voltage range for Miscellaneous and PHY interface, VO . . . . . . . . 0.5 to VCCP + 0.5 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) . . . . . . . . . . . . . . . . . . . . .±20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 2) . . . . . . . . . . . . . . . . . ±20 mA
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65°C to 150°C
NOTES:
1. Applies to external input and bidirectional buffers. For 5-V tolerant use VI > VCCI. For PCI use VI > VCCP.
2. Applies to external output and bidirectional buffers. For 5-V tolerant use VO > VCCI. For PCI use VO > VCCP.