Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The ADF4001 clock generator can be used to implement clock sources for PLLs that require very low noise, stable reference signals. It consists of a low-noise digital PFD (Phase Frequency Detector), a precision charge pump, a programmable reference divider, and a programmable 13-bit N counter. In addition, the 14-bit reference counter (R Counter) allows selectable REFIN frequencies at the PFD input. A complete PLL (Phase-Locked Loop) can be implemented if the synthesizer is used with an external loop filter and VCO (Voltage Controlled Oscillator) or VCXO (Voltage Controlled Crystal Oscillator). The N min value of 1 allows flexibility in clock generation.
ADF4001 Maximum Ratings
AVDD to GND3 . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +7 V AVDD to DVDD . . . . . . . . . . . . . . . . . . . . . . . . 0 V to + 0.3 V VP to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +7 V VP to AVDD . . . . . . . . . . . . . . . . . . . . . . . . . 0.3 V to +5.5 V Digital I/O Voltage to GND . . . . . . . . . 0.3 V to VDD + 0.3 V Analog I/O Voltage to GND . . . . . . . . . . 0.3 V to VP + 0.3 V REFIN, RFINA, RFINB to GND . . . . . . . 0.3 V to VDD + 0.3 V RFINA to RFINB . . . . . . . . . . . . . . . . . . . . . . . . . . . .±320 mV Operating Temperature Range Industrial (B Version) . . . . . . . . . . . . . . . . 40°C to +85°C Storage Temperature Range . . . . . . . . . . .65°C to +150°C Maximum Junction Temperature . . . . . . . . . . . . . . . . . 150°C
ADF4001 Features
200 MHz Bandwidth 2.7 V to 5.5 V Power Supply Separate Charge Pump Supply (VP) Allows Extended Tuning Voltage in 5 V Systems Programmable Charge Pump Currents 3-Wire Serial Interface Hardware and Software Power-Down Mode Analog and Digital Lock Detect Hardware-Compatible to the ADF4110/ADF4111/ADF4112/ADF4113 Typical Operating Current 4.5 mA Ultralow Phase Noise 16-Lead TSSOP 20-Lead Chip Scale Package
ADF4001 Typical Application
Clock Generation Low Frequency PLLs Low Jitter Clock Source Clock Smoothing Frequency Translation SONET, ATM, ADM, DSLAM, SDM