ZL50114, ZL50114GA, ZL50114-GAG Selling Leads, Datasheet
MFG:ZARLINK Package Cooled:QFP D/C:09+
ZL50114, ZL50114GA, ZL50114-GAG Datasheet download
Part Number: ZL50114
MFG: ZARLINK
Package Cooled: QFP
D/C: 09+
MFG:ZARLINK Package Cooled:QFP D/C:09+
ZL50114, ZL50114GA, ZL50114-GAG Datasheet download
MFG: ZARLINK
Package Cooled: QFP
D/C: 09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: ZL50114
File Size: 1119343 KB
Manufacturer: ZARLINK [Zarlink Semiconductor Inc]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: ZL50114GAG
File Size: 1119343 KB
Manufacturer: ZARLINK [Zarlink Semiconductor Inc]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: ZL50010
File Size: 736327 KB
Manufacturer: ZARLINK [Zarlink Semiconductor Inc]
Download : Click here to Download
Parameter | Symbol | Min. | Max. | Units |
I/O Supply Voltage | V DD_IO | -0.5 | 5.0 | V |
Core Supply Voltage | V DD_CORE | -0.5 | 2.5 | V |
PLL Supply Voltage | V DD_PLL | -0.5 | 2.5 | V |
Input Voltage | V I | -0.5 | VDD + 0.5 | V |
Input Voltage (5 V tolerant inputs) | V I_5V | -0.5 | 7.0 | V |
Continuous current at digital inputs | I IN | - | ±10 | mA |
Continuous current at digital outputs | IO | - | ±15 | mA |
Package power dissipation | PD | - | 3 | W |
Storage Temperature | TS | -55 | +125 |
* Exceeding these figures may cause permanent damage. Functional operation under these conditions is not guaranteed. Voltage measurements are with respect to ground (VSS) unless otherwise stated.
* The core and PLL supply voltages must never be allowed to exceed the I/O supply voltage by more than 0.5 V during power-up. Failure to observe this rule could lead to a high-current latch-up state, possibly leading to chip failure, if sufficient cross-supply current is available. To be safe ensure the I/O supply voltage supply always rises earlier than the core and PLL supply voltages.