WCMA2064, WCMA4008C1X-GF70, WCMA4016U1X Selling Leads, Datasheet
MFG:Cypress Package Cooled:BGA
WCMA2064, WCMA4008C1X-GF70, WCMA4016U1X Datasheet download
Part Number: WCMA2064
MFG: Cypress
Package Cooled: BGA
D/C:
MFG:Cypress Package Cooled:BGA
WCMA2064, WCMA4008C1X-GF70, WCMA4016U1X Datasheet download
MFG: Cypress
Package Cooled: BGA
D/C:
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: WCM1
File Size: 100375 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: WCM1
File Size: 100375 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: WCMA4016U1X
File Size: 169512 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
The WCMA4016U1X is a high-performance CMOS static RAM organized as 262,144 words by 16 bits. This device features advanced circuit design to provide ultra-low active current and standby current. This is ideal for providing more battery life in portable applications such as cellular telephones.
The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (CE1 HIGH or CE2 LOW or bothBHE andBLE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE1HIGH or CE2 LOW), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE1 LOW, CE2 HIGH and WE LOW).
Writing to the device is accomplished by taking Chip Enables (CE1 LOW and CE2 HIGH) and Write Enable (WE) input LOW.
If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A18). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A18).
Reading from the device is accomplished by taking Chip Enables (CE1 LOW and CE2 HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this datasheet for a complete description of read and write modes.