Features: • High Speed-55ns and 70ns speed availability• Low Voltage range:- 2.7V-3.3V• Ultra-low active power-Typical active current: 1.5 mA @ f = 1MHz-Typical active current: 7 mA @ f = fmax• Low standby power• Easy memory expansion withCE andOE features• Auto...
WCMA2016U4B: Features: • High Speed-55ns and 70ns speed availability• Low Voltage range:- 2.7V-3.3V• Ultra-low active power-Typical active current: 1.5 mA @ f = 1MHz-Typical active current: 7 m...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Voltage Range-4.5V5.5V• Low active power-Typical active current: 6 mA @ f ...
Features: • High Speed-55ns and 70ns availability• Voltage range-2.7V3.6V• Ultra...
Features: • Low Voltage range:- 2.7V-3.3V• Ultra-low active power-Typical active curre...
The WCMA2016U4B is a high-performance CMOS static RAMs organized as 128K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current.
The WCMA2016U4B is ideal for portable applications such as cellular telephones. The devices also have an automatic power- down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input/output pins (I/O0 through I/O15) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).
Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O0 through I/O7), is written into the location specified on the address pins (A0 through A16). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O8 through I/O15) is written into the location specified on the address pins (A0 through A16).Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes.The WCMA2016U4B is available in a 48-ball FBGA package.