W90N745CDG, W90N74C, W90N74CDG Selling Leads, Datasheet
MFG:Nuvoton Package Cooled:LQFP-128 D/C:08+
W90N745CDG, W90N74C, W90N74CDG Datasheet download
Part Number: W90N745CDG
MFG: Nuvoton
Package Cooled: LQFP-128
D/C: 08+
W90N745CDG, W90N74C, W90N74CDG
- Table of contents:
Info of W90N745CDG
Info of W90N74C
Info of W90N74CDG
Attentive hint
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
Top Sellers:
TOP
About W90N745CDG
PDF/DataSheet Download
Datasheet: W90N745CDG
File Size: 2527462 KB
Manufacturer: WINBOND [Winbond]
Download : Click here to Download
About W901
PDF/DataSheet Download
Datasheet: W901
File Size: 259947 KB
Manufacturer:
Download : Click here to Download
About W901
PDF/DataSheet Download
Datasheet: W901
File Size: 259947 KB
Manufacturer:
Download : Click here to Download
W90N745CDG Features
Architecture
• Fully 16/32-bit RISC architecture
• Little/Big-Endian mode supported
• Efficient and powerful ARM7TDMI core
• Cost-effective JTAG-based debug solution
External Bus Interface
• 8/16-bit external bus support for ROM/SRAM, flash memory, SDRAM and external I/Os
• Support for SDRAM
• Programmable access cycle (0-7 wait cycle)
• Four-word depth write buffer for SDRAM write data
• Cost-effective memory-to-peripheral DMA interface
Instruction and Data Cache
• Two-way, set-associative, 4K-byte I-cache and 4K-byte D-cache
• Support for LRU (Least Recently Used) protocol
• Cache can be configured as internal SRAM
• Support cache lock function
Ethernet MAC Controller
• DMA engine with burst mode
• MAC Tx/Rx buffers (256 bytes Tx, 256 bytes Rx)
• Data alignment logic
• Endian translation
• 100/10 Mbit per second operation
• Full compliance with IEEE standard 802.3
• RMII interface only
• Station Management Signaling
• On-chip CAM (up to 16 destination addresses)
• Full-duplex mode with PAUSE feature
• Long/short packet modes
• PAD generation
DMA Controller
• 2-channel general DMA for memory-to-memory data transfers without CPU intervention
• Initialed by a software or external DMA request
• Increments or decrements a source or destination address in 8-bit, 16-bit or 32-bit data transfers
• 4-data burst mode
UART
• Four UART (serial I/O) blocks with interrupt-based operation
• Support for 5-bit, 6-bit, 7-bit or 8-bit serial data transmit and receive
• Programmable baud rates
• 1, ½ or 2 stop bits
• Odd or even parity
• Break generation and detection
• Parity, overrun and framing error detection
• X16 clock mode
• UART1 supports Bluetooth, and UART2 supports IrDA1.0 SIR
Timers
• Two programmable 24-bit timers with 8-bit pre-scaler
• One programmable 20 bit with selectable additional 8-bit prescaler watchdog timer
• One-shot mode, periodical mode or toggle mode operation
Programmable I/Os
• 31 programmable I/O ports
• Pins individually configurable to input, output or I/O mode for dedicated signals
• I/O ports are configurable for multiple functions
Advanced Interrupt Controller
• 24 interrupt sources, including 4 external interrupt sources
• Programmable normal or fast interrupt mode (IRQ, FIQ)
• Programmable as either edge-triggered or level-sensitive for 4 external interrupt sources
• Programmable as either low-active or high-active for 4 external interrupt sources
• Priority methodology is encoded to allow for interrupt daisy-chaining
• Automatically mask out the lower priority interrupt during interrupt nesting
USB Host Controller
• USB 1.1 compliant
• Compatible with Open HCI 1.0 specification
• Supports low-speed and full speed devices
• Build-in DMA for real time data transfer
• Two on-chip USB transceivers with one optionally shared with USB device controller
USB Device Controller
• USB 1.1 compliant
• Support four USB endpoints including one control endpoint and 3 configurable endpoints for rich
USB functions
Two PLLs
• The external clock can be multiplied by on-chip PLL to provide high frequency system clock
• The input frequency range is 3-30MHz; 15MHz is preferred.
• One PLL for both CPU and USB host/device controller
• One PLL for audio I²S 12.288/16.934MHz clock source
• Programmable clock frequency
4-Channel PWM
• Four 16-bit timers with PWM
• Two 8-bit pre-scalers & Two 4-bit dividers
• Programmable duty control of output waveform (PWM)
• Auto reload mode or one-shot pulse mode
• Dead-zone generator
I2C Master
• 2-channel I2C
• Compatible with Philips I2C standard, support master mode only
• Support multi master operation
• Clock stretching and wait state generation
• Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer
• Software programmable acknowledge bit
• Arbitration lost interrupt, with automatic transfer cancellation
• Start/Stop/Repeated Start/Acknowledge generation
• Start/Stop/Repeated Start detection
• Bus busy detection
• Supports 7 bit addressing mode
• Software mode I2C
Universal Serial Interface (USI)
• 1-channel USI
• Support USI (Microwire/SPI) master mode
• Full duplex synchronous serial data transfer
• Variable length of transfer word up to 32 bits
• Provide burst mode operation, transmit/receive can be executed up to four times in one transfer
• MSB or LSB first data transfer
• Rx and Tx on both rising or falling edge of serial clock independently
• Two slave/device select lines
• Fully static synchronous design with one clock domain
2-Channel AC97/I²S Audio Codec Host Interface
• AHB master port and an AHB slave port are offered in audio controller.
• Always 8-beat incrementing burst
• Always bus lock when 8-beat incrementing burst
• When reach middle and end address of destination address, a DMA_IRQ is requested to CPU
automatically
KeyPad Scan Interface
• Scan up to 16 rows by 8 columns with an external 4 to 16 decoder and 4x8 array without auxiliary
component
• Programmable debounce time
• One or two keys scan with interrupt and three keys reset function.
• Wakeup CPU from IDEL/Power Down mode
PS2 Host Interface
• APB slave consisted of PS2 protocol.
• Connect IBM keyboard or bar-code reader through PS2 interface.
• Provide hardware scan code to ASCII translation
Power management
• Programmable clock enables for individual peripheral
• IDLE mode to halt ARM core and keep peripheral working
• Power-Down mode to stop all clocks included external crystal oscillator.
• Exit IDLE by all interrupts
Exit Power-Down by keypad,USB device and external interrupts
Operation Voltage Range
• 3.0 ~ 3.6 V for IO buffer
• 1.62 ~ 1.98 V for core logic
Operation Temperature Range
• TBD
Operating Frequency
• Up to 80 MHz
Package Type
• 128-pin LQFP
• Fully 16/32-bit RISC architecture
• Little/Big-Endian mode supported
• Efficient and powerful ARM7TDMI core
• Cost-effective JTAG-based debug solution
External Bus Interface
• 8/16-bit external bus support for ROM/SRAM, flash memory, SDRAM and external I/Os
• Support for SDRAM
• Programmable access cycle (0-7 wait cycle)
• Four-word depth write buffer for SDRAM write data
• Cost-effective memory-to-peripheral DMA interface
Instruction and Data Cache
• Two-way, set-associative, 4K-byte I-cache and 4K-byte D-cache
• Support for LRU (Least Recently Used) protocol
• Cache can be configured as internal SRAM
• Support cache lock function
Ethernet MAC Controller
• DMA engine with burst mode
• MAC Tx/Rx buffers (256 bytes Tx, 256 bytes Rx)
• Data alignment logic
• Endian translation
• 100/10 Mbit per second operation
• Full compliance with IEEE standard 802.3
• RMII interface only
• Station Management Signaling
• On-chip CAM (up to 16 destination addresses)
• Full-duplex mode with PAUSE feature
• Long/short packet modes
• PAD generation
DMA Controller
• 2-channel general DMA for memory-to-memory data transfers without CPU intervention
• Initialed by a software or external DMA request
• Increments or decrements a source or destination address in 8-bit, 16-bit or 32-bit data transfers
• 4-data burst mode
UART
• Four UART (serial I/O) blocks with interrupt-based operation
• Support for 5-bit, 6-bit, 7-bit or 8-bit serial data transmit and receive
• Programmable baud rates
• 1, ½ or 2 stop bits
• Odd or even parity
• Break generation and detection
• Parity, overrun and framing error detection
• X16 clock mode
• UART1 supports Bluetooth, and UART2 supports IrDA1.0 SIR
Timers
• Two programmable 24-bit timers with 8-bit pre-scaler
• One programmable 20 bit with selectable additional 8-bit prescaler watchdog timer
• One-shot mode, periodical mode or toggle mode operation
Programmable I/Os
• 31 programmable I/O ports
• Pins individually configurable to input, output or I/O mode for dedicated signals
• I/O ports are configurable for multiple functions
Advanced Interrupt Controller
• 24 interrupt sources, including 4 external interrupt sources
• Programmable normal or fast interrupt mode (IRQ, FIQ)
• Programmable as either edge-triggered or level-sensitive for 4 external interrupt sources
• Programmable as either low-active or high-active for 4 external interrupt sources
• Priority methodology is encoded to allow for interrupt daisy-chaining
• Automatically mask out the lower priority interrupt during interrupt nesting
USB Host Controller
• USB 1.1 compliant
• Compatible with Open HCI 1.0 specification
• Supports low-speed and full speed devices
• Build-in DMA for real time data transfer
• Two on-chip USB transceivers with one optionally shared with USB device controller
USB Device Controller
• USB 1.1 compliant
• Support four USB endpoints including one control endpoint and 3 configurable endpoints for rich
USB functions
Two PLLs
• The external clock can be multiplied by on-chip PLL to provide high frequency system clock
• The input frequency range is 3-30MHz; 15MHz is preferred.
• One PLL for both CPU and USB host/device controller
• One PLL for audio I²S 12.288/16.934MHz clock source
• Programmable clock frequency
4-Channel PWM
• Four 16-bit timers with PWM
• Two 8-bit pre-scalers & Two 4-bit dividers
• Programmable duty control of output waveform (PWM)
• Auto reload mode or one-shot pulse mode
• Dead-zone generator
I2C Master
• 2-channel I2C
• Compatible with Philips I2C standard, support master mode only
• Support multi master operation
• Clock stretching and wait state generation
• Provide multi-byte transmit operation, up to 4 bytes can be transmitted in a single transfer
• Software programmable acknowledge bit
• Arbitration lost interrupt, with automatic transfer cancellation
• Start/Stop/Repeated Start/Acknowledge generation
• Start/Stop/Repeated Start detection
• Bus busy detection
• Supports 7 bit addressing mode
• Software mode I2C
Universal Serial Interface (USI)
• 1-channel USI
• Support USI (Microwire/SPI) master mode
• Full duplex synchronous serial data transfer
• Variable length of transfer word up to 32 bits
• Provide burst mode operation, transmit/receive can be executed up to four times in one transfer
• MSB or LSB first data transfer
• Rx and Tx on both rising or falling edge of serial clock independently
• Two slave/device select lines
• Fully static synchronous design with one clock domain
2-Channel AC97/I²S Audio Codec Host Interface
• AHB master port and an AHB slave port are offered in audio controller.
• Always 8-beat incrementing burst
• Always bus lock when 8-beat incrementing burst
• When reach middle and end address of destination address, a DMA_IRQ is requested to CPU
automatically
KeyPad Scan Interface
• Scan up to 16 rows by 8 columns with an external 4 to 16 decoder and 4x8 array without auxiliary
component
• Programmable debounce time
• One or two keys scan with interrupt and three keys reset function.
• Wakeup CPU from IDEL/Power Down mode
PS2 Host Interface
• APB slave consisted of PS2 protocol.
• Connect IBM keyboard or bar-code reader through PS2 interface.
• Provide hardware scan code to ASCII translation
Power management
• Programmable clock enables for individual peripheral
• IDLE mode to halt ARM core and keep peripheral working
• Power-Down mode to stop all clocks included external crystal oscillator.
• Exit IDLE by all interrupts
Exit Power-Down by keypad,USB device and external interrupts
Operation Voltage Range
• 3.0 ~ 3.6 V for IO buffer
• 1.62 ~ 1.98 V for core logic
Operation Temperature Range
• TBD
Operating Frequency
• Up to 80 MHz
Package Type
• 128-pin LQFP
MT58L64L18CT-10
Price: 4-6 USD
MT58L64L18CT-10 TQFP100
DL-7140-211M
Price: 5-6.5 USD
DL-7140-211M laser tube
74LVC74APG
Price: 4-5 USD
74LVC74APG - IC FLIP FLOP D-Type POS-EDG DUAL 14TSSOP
CY28346ZI-2
Price: 6.5-8 USD
CYPRESS - Clock Synthesizer with Differential CPU Outputs
PI5V330QEX
Price: 0.284-0.286 USD
PI5V330QEX Pericom Multiplexer Switch ICs
BSM300GA120DN2
Price: 1-2 USD
IGBT power module, Single switch, 1200 V, Collector-emitter voltage, 430A
SVA150XG04TB
Price: 1-2 USD
a-Si TFT-LCD, NEC, 228.096Hmm, 560V
PC354N1
Price: 0.124-0.2 USD
PC354N1T - Mini-flat Package, AC Input Type Photocoupler - Sharp Electrionic Components
RL1210JR-070R22L
Price: 0.177-0.178 USD
RL1210JR51-XX-BL - Thick Film Chip Resistor Low Ohmic - TAITRON Components Incorporated
STPS140A
Price: 0.053-0.055 USD
STPS140A - POWER SCHOTTKY RECTIFIER - STMicroelectronics
STA013
Price: 1.45-1.5 USD
STA013 - MPEG 2.5 LAYER III AUDIO DECODER - STMicroelectronics
SMBJ5347B
Price: 0.073-0.075 USD
SMBJ5347B - 5 Watt Surface Mount Silicon Zener Diodes - Micro Commercial Components
