SN74LS253NA16, SN74LS256J, SN74LS256N Selling Leads, Datasheet
MFG:1662 Package Cooled:CDIP16 D/C:03+
SN74LS253NA16, SN74LS256J, SN74LS256N Datasheet download
Part Number: SN74LS253NA16
MFG: 1662
Package Cooled: CDIP16
D/C: 03+
MFG:1662 Package Cooled:CDIP16 D/C:03+
SN74LS253NA16, SN74LS256J, SN74LS256N Datasheet download
MFG: 1662
Package Cooled: CDIP16
D/C: 03+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: SN7000
File Size: 81454 KB
Manufacturer: SIEMENS [Siemens Semiconductor Group]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: SN7000
File Size: 81454 KB
Manufacturer: SIEMENS [Siemens Semiconductor Group]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: SN7000
File Size: 81454 KB
Manufacturer: SIEMENS [Siemens Semiconductor Group]
Download : Click here to Download
The SN54/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address inputs (A0, A1), an active LOW Enable input (E) and an active LOW Clear input (CL). Each latch has a Data input (D) and four outputs (Q0Q3).
When the Enable (E) is HIGH and the Clear input (CL) is LOW, all outputs (Q0Q3) are LOW. Dual 4-channel demultiplexing occurs when the (CL) and E are both LOW. When CL is HIGH and E is LOW, the selected output (Q0Q3), determined by the Address inputs, follows D. When the E goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode (E=LOW, CL=HIGH), changing more than one bit of the Address (A0, A1) could impose a transient wrong address. Therefore, this should be done only while in the memory mode (E=CL=HIGH).