MX609, MX6116, MX611P Selling Leads, Datasheet
MFG:MX-CML Package Cooled:PLCC D/C:New
MX609, MX6116, MX611P Datasheet download
Part Number: MX609
MFG: MX-CML
Package Cooled: PLCC
D/C: New
MFG:MX-CML Package Cooled:PLCC D/C:New
MX609, MX6116, MX611P Datasheet download
MFG: MX-CML
Package Cooled: PLCC
D/C: New
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: MX609
File Size: 205169 KB
Manufacturer: CMLMICRO [CML Microcircuits]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: MX604
File Size: 178235 KB
Manufacturer: CMLMICRO [CML Microcircuits]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: MX611P
File Size: 575318 KB
Manufacturer: CMLMICRO [CML Microcircuits]
Download : Click here to Download
The MX609 is a Continuously Variable Slope Delta Modulation (CVSD) Codec designed for use in cordless telephones.
The device is suitable for applications in delta multiplexers, switches and phones. Encoder input and decoder output switched capacitor filters are incorporated on-chip. Sampling clock rates can be programmed to 16, 32 or 64K bits/second from an internal clock generator or externally injected in the 8 to 64K bits/second range. The internal clocks are derived from an on-chip reference oscillator driven by an externally connected crystal. The sampling clock frequency is output for the synchronization of external circuits.
The encoder has an enable function for use in multiplexer applications. When not enabled the encoder output
remains in a high-impedance "tri-state" mode. Companding circuits may be operated with an externally selectable 3- or 4-bit algorithm. The device may be put in standby mode when Powersave is selected.
Min. | Max. | Units | |
Supply (VDD - VSS) |
-0.3 |
7.0 |
V |
Voltage on any pin to VSS |
-0.3 |
VDD+0.3 |
V |
Current | |||
VDD |
-30 |
30 |
mA |
VSS |
-30 |
30 |
mA |
any other pin |
-20 |
20 |
mA |
J / P / LH / DW Packages | |||
Total Allowable Power Dissipation at TAMB = 25°C |
- |
800 |
mW |
Derating above 25°C |
- |
10 |
mW/°Cabove25°C |
Storage Temperature |
-40 |
85 |
°C |
Operating Temperature |
-40 |
85 |
°C |
· Single Chip full Duplex CVSD CODEC
· On-chip Input and Output Filters
· Programmable Sampling Clocks
· 3- or 4-bit Companding Algorithm
· Powersave Capabilities
· Low Power, 5.0V Operation