KBE00S003M-D411, KBF-460R-12A1, KBIC-951A Selling Leads, Datasheet
MFG:BGA Package Cooled:06+ D/C:06+
KBE00S003M-D411, KBF-460R-12A1, KBIC-951A Datasheet download
Part Number: KBE00S003M-D411
MFG: BGA
Package Cooled: 06+
D/C: 06+
MFG:BGA Package Cooled:06+ D/C:06+
KBE00S003M-D411, KBF-460R-12A1, KBIC-951A Datasheet download
MFG: BGA
Package Cooled: 06+
D/C: 06+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: KBE00S003M-D411
File Size: 1851778 KB
Manufacturer: SAMSUNG [Samsung semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet:
File Size: KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet:
File Size: KB
Manufacturer:
Download : Click here to Download
The KBE00S003M is a Multi Chip Package Memory which combines 2Gbit Nand Flash Memory(organized with two pieces of 1G bit Nand Flash Memory) and 512Mbit synchronous high data rate Dynamic RAM.(organized with two pieces of 256Mbit Mobile SDRAM) 2Gbit NAND Flash memory is organized as 256M x8 bits and 512Mbit SDRAM is organized as 8M x16 bits x4 banks.
In 2Gbit NAND Flash, Its NAND cell provides the most cost-effective solutIon for the solid state mass storage market. A program operation can be performed in typical 200s on the 528-bytes and an erase operation can be performed in typical 2ms on a 16Kbytes block. Data in the page can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/ output as well as command input. The on-chip write control automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data. Even the write-intensive systems can take advantage of the extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping-out algorithm.
This device is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.
In 512Mbit SDRAM, Synchronous design make a device controlled precisely with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.
The KBE00S003M is suitable for use in data memory of mobile communication system to reduce not only mount area but also power consumption. This device is available in 107-ball FBGA Type.
Parameter |
Symbol |
Rating |
Unit |
Voltage on any pin relative to VSS |
VIN/OUT |
-0.6 to +4.6 |
V |
VCC/VCCQ |
-0.6 to +4.6 | ||
Temperature Under Bias |
TBIAS |
-40 to +125 |
°C |
Storage Temperature |
TSTG |
-65 to +150 |
°C |
Short Circuit Current |
IOS |
5 |
mA |
NOTE :
1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is VCC+0.3V which, during transitions, may overshoot to VCC+2.0V for periods <20ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.