KBE00F005A-D411

Features: <Common>• Operating Temperature : -25°C ~ 85°C• Package : 137ball FBGA Type - 10.5mmx13mm, 0.8mm pitch<NAND>• Power Supply Voltage : 2.5~ 2.9V• Organization- Memory Cell Array : (128M + 4096K)bit x 8 bit- Data Register : (512 + 16)bit x 8bit• Aut...

product image

KBE00F005A-D411 Picture
SeekIC No. : 004384185 Detail

KBE00F005A-D411: Features: <Common>• Operating Temperature : -25°C ~ 85°C• Package : 137ball FBGA Type - 10.5mmx13mm, 0.8mm pitch<NAND>• Power Supply Voltage : 2.5~ 2.9V• Organiza...

floor Price/Ceiling Price

Part Number:
KBE00F005A-D411
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/7

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

<Common>
• Operating Temperature : -25°C ~ 85°C
• Package : 137ball FBGA Type - 10.5mmx13mm, 0.8mm pitch
<NAND>
• Power Supply Voltage : 2.5~ 2.9V
• Organization
- Memory Cell Array : (128M + 4096K)bit x 8 bit
- Data Register : (512 + 16)bit x 8bit
• Automatic Program and Erase
- Page Program : (512 + 16)Byte
- Block Erase : (16K + 512)Byte
• Page Read Operation
- Page Size : (512 + 16)Byte
- Random Access : 15s(Max.)
- Serial Page Access : 50ns(Min.)
• Fast Write Cycle Time
- Program time : 200s(Typ.)
- Block Erase Time : 2ms(Typ.)
• Command/Address/Data Multiplexed I/O Port
• Hardware Data Protection
- Program/Erase Lockout During Power Transitions
• Reliable CMOS Floating-Gate Technology
- Endurance : 100K Program/Erase Cycles
- Data Retention : 10 Years
• Command Register Operation
• Intelligent Copy-Back
• Unique ID for Copyright Protection
<Mobile SDRAM>
• Power Supply Voltage : 1.7~1.95V
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system clock.
• Burst read single-bit write operation.
• Special Function Support.
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
-. DS (Driver Strength)
• DQM for masking.
• Auto refresh.
• 64ms refresh period (8K cycle).
• 2/CS Support.



Specifications

Parameter
Symbol
Rating
Unit
Voltage on any pin relative to VSS
VIN/OUT
-0.6 to +4.6
V
VCC
-0.6 to +4.6

 VCCQ

 
-0.6 to +4.6
Temperature Under Bias
TBIAS
-40 to +125
°C
Storage Temperature
TSTG
-65 to +150
°C
Short Circuit Current
IOS
5
mA


NOTE :
1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <30ns. Maximum DC voltage on input/output pins is VCC,+0.3V which, during transitions, may overshoot to VCC+2.0V for periods <20ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.




Description

The KBE00F005A is a Multi Chip Package Memory which combines 1Gbit Nand Flash Memory(organized with two pieces of 512Mbit Nand Flash Memory) and 512Mbit synchronous high data rate Dynamic RAM.(organized with two pieces of 256Mbit Mobile SDRAM) 1Gbit NAND Flash memory is organized as 128M x8 bits and 512Mbit Mobile SDRAM is organized as 4M x32 bits x4 banks In 1Gbit NAND Flash,its NAND cell provides the most cost-effective solution for the solid state mass storage market. A program operation can be performed in typically 200s on the 528-byte page and an erase operation can be performed in typically 2ms on a 16Kbyte block. Data in the data register can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command inputs. The on-chip write controller automates all program and erase functions including pulse repetition, where required, and internal verify and margining of data. Even the write-intensive systems can take advantage of the extended reliability of 100K program/erase cycles by providing ECC(Error Correcting Code) with real time mapping out algorithm.

This KBE00F005A is an optimum solution for large nonvolatile storage applications such as solid state file storage and other portable applications requiring non-volatility.

In 512Mbit SDRAM, Synchronous design make a device controlled precisely with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

The KBE00F005A is suitable for use in data memory of mobile communication system to reduce not only mount area but also power consumption. This device is available in 137-ball FBGA Type.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Test Equipment
Inductors, Coils, Chokes
Cable Assemblies
Optical Inspection Equipment
View more