FPD13R51JY, FPD1500, FPD1500SOT89 Selling Leads, Datasheet
MFG:FUJITSU D/C:2001
FPD13R51JY, FPD1500, FPD1500SOT89 Datasheet download
Part Number: FPD13R51JY
MFG: FUJITSU
Package Cooled:
D/C: 2001
MFG:FUJITSU D/C:2001
FPD13R51JY, FPD1500, FPD1500SOT89 Datasheet download
MFG: FUJITSU
Package Cooled:
D/C: 2001
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: FPD10000AF
File Size: 190155 KB
Manufacturer: FILTRONIC [Filtronic Compound Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: FPD1500DFN
File Size: 238639 KB
Manufacturer: FILTRONIC [Filtronic Compound Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: FPD1500SOT89
File Size: 531404 KB
Manufacturer: FILTRONIC [Filtronic Compound Semiconductors]
Download : Click here to Download
Series | FPD |
Frequency (MHz) | 1000 to 18,000 |
Gain (dB) | 9 |
OP1dB (dBm) | 29 |
OIP3 (dBm) | 41 |
Eff (%) | 35 |
Id (mA) | 465 |
Package/Size (Dim in mm) | Bare Die |
The FPD1500SOT89 is a packaged depletion mode AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (pHEMT). It utilizes a 0.25 x 1500 m Schottky barrier Gate, defined by high-resolution stepper-based photolithography. The recessed and offset Gate structure minimizes parasitics to optimize performance, with an epitaxial structure designed for improved linearity over a range of bias conditions and input power levels. The FPD1500 is available in die form and in other packages. Typical applications include drivers or output stages in PCS/Cellular base station high-intercept-point LNAs, WLL and WLAN systems, and other types of wireless infrastructure systems.
Parameter | Symbol | Test Conditions | Min | Max | Units |
Drain-Source Voltage | VDS | -3V < VGS < +0V | 8 | V | |
Gate-Source Voltage | VGS | 0V < VDS < +8V | -3 | V | |
Drain-Source Current | IDS | For VDS > 2V | IDSS | mA | |
Gate Current | IG | Forward or reverse current | 15 | mA | |
RF Input Power2 | PIN | Under any acceptable bias state | 350 | mW | |
Channel Operating Temperature | TCH | Under any acceptable bias state | 175 | ºC | |
Storage Temperature | TSTG | Non-Operating Storage | -40 | 150 | ºC |
Total Power Dissipation | PTOT | See De-Rating Note below | 2.3 | W | |
Gain Compression | Comp. | Under any bias conditions | 5 | dB | |
Simultaneous Combination of Limits3 | 2 or more Max. Limits | 80 | % |
1TAmbient = 22°C unless otherwise noted 2Max. RF Input Limit must be further limited if input VSWR > 2.5:1
3Users should avoid exceeding 80% of 2 or more Limits simultaneously
Notes:
• Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.
• Thermal Resitivity specification assumes a Au/Sn eutectic die attach onto a Au-plated copper heatsink or rib.
• Power Dissipation defined as: PTOT (PDC + PIN) POUT, where
PDC: DC Bias Power
PIN: RF Input Power
POUT: RF Output Power
• Absolute Maximum Power Dissipation to be de-rated as follows above 22°C:
PTOT=2.3W (0.015W/°C) x TPACK
where THS = heatsink or ambient temperature above 22°C
(coefficient of de-rating formula is the Thermal Conductivity)
Example: For a 85°C heatsink temperature: PTOT = 2.3W (0.015 x (65 22)) = 1.66W