74HCT166N - 53, 74HCT166P, 74HCT173 Selling Leads, Datasheet
MFG:TI Package Cooled:DIP D/C:08+/09+
74HCT166N - 53, 74HCT166P, 74HCT173 Datasheet download
Part Number: 74HCT166N - 53
MFG: TI
Package Cooled: DIP
D/C: 08+/09+
MFG:TI Package Cooled:DIP D/C:08+/09+
74HCT166N - 53, 74HCT166P, 74HCT173 Datasheet download
MFG: TI
Package Cooled: DIP
D/C: 08+/09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: 74H00
File Size: 62068 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 74HCT166PW
File Size: 95420 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 74H00
File Size: 62068 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
The 74HC/HCT173 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.
The 74HC/HCT173 are 4-bit parallel load registers with clock enable control, 3-state buffered outputs (Q0 to Q3) and master reset (MR).
When the two data enable inputs (E1 and E2) are LOW, the data on the Dn inputs is loaded into the registersynchronously with the LOW-to-HIGH clock (CP) transition. When one or both En inputs are HIGH one set-up time prior to the LOW-to-HIGH clock transition, the register will retain the previous data. Data inputs and clock enable inputs are fully edge-triggered and must be stable only one set-up time prior to the LOW-to-HIGH clock transition.
The master reset input (MR) is an active HIGH asynchronous input. When MR is HIGH, all four flip-flops are reset (cleared) independently of any other input condition. The 3-state output buffers are controlled by a 2-input NOR gate. When both output enable inputs (OE1 and OE2) are LOW, the data in the egister is presented to the Qn outputs. When one or both OEn inputs are HIGH, the outputs are forced to a high impedance OFF-state. The 3-state output buffers are completely independent of the register operation; the OEn transition does not affect the clock and reset operations.