74HC164PW-T, 74HC165, 74HC165A Selling Leads, Datasheet
MFG:TOSHIBA Package Cooled:SOP16 D/C:96+
74HC164PW-T, 74HC165, 74HC165A Datasheet download

Part Number: 74HC164PW-T
MFG: TOSHIBA
Package Cooled: SOP16
D/C: 96+
MFG:TOSHIBA Package Cooled:SOP16 D/C:96+
74HC164PW-T, 74HC165, 74HC165A Datasheet download

MFG: TOSHIBA
Package Cooled: SOP16
D/C: 96+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: 74H00
File Size: 62068 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 74HC165
File Size: 74842 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: 74H00
File Size: 62068 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
The 74HC/HCT165 are high-speed Si-gate CMOS devicesand are pin compatible with low power Schottky TTL(LSTTL). They are specified in compliance with JEDECstandard no. 7A.
The 74HC/HCT165 are 8-bit parallel-load or serial-in shiftregisters with complementary serial outputs (Q7 andQ7)available from the last stage. When the parallel load(PL) input is LOW, parallel data from the D0 toD7 inputs are loaded into the register asynchronously.
When PL is HIGH, data enters the register serially at theDs input and shifts one place to the right(Q0 Q1 Q2,etc.) with each positive-going clocktransition. This feature allows parallel-to-serial converterexpansion by tying the Q7 output to the DS input of thesucceeding stage.
The clock input is a gated-OR structure which allows oneinput to be used as an active LOW clock enable (CE) input.
The pin assignment for the CP and CE inputs is arbitraryand can be reversed for layout convenience. TheLOW-to-HIGH transition of inputCE should only takeplace while CP HIGH for predictable operation. Either theCP or the CE should be HIGH before theLOW-to-HIGH transition of PLto prevent shifting the datawhen PL is activated.

