Features: · 2.5V ± 0.2V Power Supply· Up to 143 MHz Clock Frequency· Double Data Rate architecture; two data transfers per clock cycle· Differential clock inputs (CLK andCLK )· DQS is edge-aligned with data for Read; center-aligned with data for Write· CAS Latency: 2 and 2.5· Burst Length: 2, 4, a...
W942516AH: Features: · 2.5V ± 0.2V Power Supply· Up to 143 MHz Clock Frequency· Double Data Rate architecture; two data transfers per clock cycle· Differential clock inputs (CLK andCLK )· DQS is edge-aligned w...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
PARAMETER | SYMBOL | RATING | UNIT | NOTES |
Input, Output Voltage | VIN, VOUT | -0.3 ~ VDDQ +0.3 | V | 1 |
Power Supply Voltage | VDD, VDDQ | -0.3 ~ 3.6 | V | 1 |
Operating Temperature | TOPR | 0 ~ 70 | 1 | |
Storage Temperature | TSTG | -55 ~ 150 | 1 | |
Soldering Temperature (10s) | TSOLDER | 260 | 1 | |
Power Dissipation | PD | 1 | W | 1 |
Short Circuit Output Current | IOUT | 50 | mA | 1 |
W942516AH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM), organized as 4,194,304 words ´ 4 banks ´ 16 bits. Using pipelined architecture and 0.175 mm process technology, W942516AH delivers a data bandwidth of up to 286M words per second (-7). To fully comply with the personal computer industrial standard, W942516AH is sorted into three speed grades: -7, -75 and -8. The -7 is compliant to the 143 MHz/CL2.5 or DDR266/CL2 specification, the - 75 is compliant to the DDR266/CL2.5 specification, the -8 is compliant to the DDR200/CL2 specification
All Inputs reference to the positive edge of CLK (except for DQ, DM, and CKE). The timing reference point for the differential clock is when the CLK and CLK signals cross during a transition. And Write and Read data of W942516AH are synschronized with the both edges of DQS (Data Strobe).
By having a programmable Mode Register, the system of W942516AH can change burst length, latency cycle, interleave or sequential burst to m