QS5931T

NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in operational sections of this specification is not implied. Exposure to absolutemaximum- rated conditions for extended periods may affect device reliability.

The QS5931T Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to a reference clock input. Six outputs are available: Q0Q4, Q/2. Careful layout and design ensure <250ps skew between the Q0Q4, and Q/2 outputs. The QS5931T includes an internal RC filter which provides excellent jitter characteristics and eliminates the need for external components. Various combinations of feedback and a divide-by-2 in the VCO path allow applications to be customized for linear VCO operation over a wide range of input SYNC frequencies. The PLL can also be disabled by the PLL_EN signal to allow low frequency or DC testing. The QS5931T is designed for use in cost sensitive highperformance computing systems, workstations, multi-board computers, networking hardware, and mainframe systems. Several can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks. In the QSOP package, the QS5931T clock driver represents the best value in small form factor, highperformance clock management products.

For more information on PLL clock driver products, see Application Note AN-227.