UR5595, UR5596, UR5596 T/R Selling Leads, Datasheet
MFG:UTC Package Cooled:SOP8 D/C:08+
UR5595, UR5596, UR5596 T/R Datasheet download
Part Number: UR5595
MFG: UTC
Package Cooled: SOP8
D/C: 08+
MFG:UTC Package Cooled:SOP8 D/C:08+
UR5595, UR5596, UR5596 T/R Datasheet download
MFG: UTC
Package Cooled: SOP8
D/C: 08+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: UR5595L-S08-R
File Size: 319517 KB
Manufacturer: UTC [Unisonic Technologies]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: UR5044RP250G
File Size: 36558 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: UR5044RP250G
File Size: 36558 KB
Manufacturer:
Download : Click here to Download
The UTC UR5595 is a linear bus termination regulator designed to meet JEDEC SSTL-2 and SSTL-3 (Stub Series Terminated Logic) specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to the load transients, and can deliver 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination.
With an independent VSENSE pin, the UR5595 can provide superior load regulation. The UR5595 provides a VREF output as the reference for the application of the chipset and DIMMs.
The output, VTT, is capable of sinking and sourcing current while egulating the output voltage equal to VDDQ/2. The output stage has been designed to maintain excellent load regulation and with fast response time to minimum the transition preventing shoot-through. The UTC UR5595 also incorporates two distinct power rails that separates the analog circuitry (AVIN) from the power output stage (PVIN). This power rail split can be utilized to reduce the internal power dissipation. And this also permits UTC UR5595 to provide a termination solution for DDRII SDRAM.
Parameter |
Symbol |
Rating |
Unit | |
Supply voltage | PVIN, AVIN, VDDQ to GND |
VDD |
-0.3 ~ +6 |
V |
AVIN to GND(Note 1) |
VDD |
2.2 ~ 5.5 |
V | |
Junction Temperature |
TJ |
+150 |
°C | |
Operating temperature |
Topr |
0 ~ +125 |
°C | |
Storage temperature |
Tstg |
-65 ~ +150 |
°C |
Note: 1.Signified recommend operating range that indicates conditions for which the device is intended to be functional, but does not guarantee specific performance limits.
2.Absolute maximum ratings indicate limits beyond which damage to the device may occur.
The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL (High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to provide excellent response to the load transients, and can deliver 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination.
The UTC UR5596 also incorporates a VSENSE pin to provide superior load regulation and a VREF output as a reference for the chipset and DIMMs. Besides, an active low shutdown (SHDN) pin provides Suspend To RAM (STR) functionality. When SHDN is pulled low the VTT output will tri-state providing a high impedance output, but, VREF will remain active. A power savings advantage can be obtained in this mode through lower quiescent current. Regarding the output, VTT is capable of sinking and sourcing current while regulating the output voltage equal to VDDQ/2. The output stage has been designed to maintain excellent load regulation while preventing shoot through. The UTC UR5596 also incorporates two distinct power rails that separates the analog circuitry from the power output stage. This allows a split rail approach to be utilized to decrease internal power dissipation and permits UTC UR5596 to provide a termination solution for DDRII SDRAM.
PARAMETER | SYMBOL | RATINGS | UNIT | |
Supply Voltage | PVIN, AVIN, VDDQ to GND | VDD | -0.3 ~ +6 | V |
AVIN to GND(Note 1) | VDD | 2.2 ~ 5.5 | ||
Junction Temperature | TJ | +150 | ||
Operation Temperature | TOPR | 0 ~ +125 | ||
Storage Temperature | TSTG | -40 ~ +150 |