SSM1105, SSM1105920E18F3FIW01, SSM1105V Selling Leads, Datasheet
MFG:ST Package Cooled:CRYSTAL D/C:2006
SSM1105, SSM1105920E18F3FIW01, SSM1105V Datasheet download
Part Number: SSM1105
MFG: ST
Package Cooled: CRYSTAL
D/C: 2006
MFG:ST Package Cooled:CRYSTAL D/C:2006
SSM1105, SSM1105920E18F3FIW01, SSM1105V Datasheet download
MFG: ST
Package Cooled: CRYSTAL
D/C: 2006
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: SSM1105
File Size: 84646 KB
Manufacturer: STMicroelectronics
Download : Click here to Download
PDF/DataSheet Download
Datasheet: SSM01N60
File Size: 109472 KB
Manufacturer: ETC [ETC]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: SSM1105V
File Size: 84646 KB
Manufacturer: STMICROELECTRONICS [STMicroelectronics]
Download : Click here to Download
SSM1105V devices bring in-system programmable (ISP) and in-application programmable (IAP) flash memory to LCD monitor, projector and television applications utilizing a scalar IC from either Pixelworks or other similar image processors or micro-controllers (MCU). Figure 3 shows a typical SSM based system with Pixelworks processor.
The SSM1105V devices feature a dual -bank flash architecture, Dual Display Data Channels (DDC), I2C, PWM channels, general purpose I/O, programmable logic, and in-system programming via either JTAG or I2C.
The dual-bank Flash memory architecture supports full concurrent operation permitting IAP in the field, which means that firmware can be remotely updated with little interruption of system operation. During run-time, the secondary Flash memory array is ideal for EEPROM emulation, thus eliminating the need for a separate external EEPROM.
An on-chip, decode PLD provides for flexible address mapping for both memories. Dual 256 byte SRAMs provide buffer storage for the DDC channels, thus removing the burden from the processor.