PLS152N, PLS153, PLS153A Selling Leads, Datasheet
MFG:PHIL Package Cooled:DIP-20 D/C:08.09+
PLS152N, PLS153, PLS153A Datasheet download
Part Number: PLS152N
MFG: PHIL
Package Cooled: DIP-20
D/C: 08.09+
MFG:PHIL Package Cooled:DIP-20 D/C:08.09+
PLS152N, PLS153, PLS153A Datasheet download
MFG: PHIL
Package Cooled: DIP-20
D/C: 08.09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: PLS1
File Size: 84159 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PLS153
File Size: 147815 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: PLS153A
File Size: 147815 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
The PLS153 and PLS153A are two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.
All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.
On-chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.
The PLS153 and PLS153A are field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.
SYMBOL |
PARAMETER |
RATING |
UNIT | |
MIN. |
MAX. | |||
VCC |
Supply voltage |
+7 |
VDC | |
VIN |
Input voltage |
+5.5 |
VDC | |
VOUT |
Output voltage |
+5.5 |
VDC | |
IIN |
Input currents |
-30 |
+30 |
mA |
IOUT |
Output currents |
+100 |
mA | |
TAMB |
Operating free-air temperature range |
0 |
+75 |
|
TSTG |
Storage temperature range |
-65 |
+150 |
NOTES:
1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
Note
1. Up to 0.3 mm from ceramic.
The PLS153 and PLS153A are two-level logic elements, consisting of 42 AND gates and 10 OR gates with fusible link connections for programming I/O polarity and direction.
All AND gates are linked to 8 inputs (I) and 10 bidirectional I/O lines (B). These yield variable I/O gate configurations via 10 direction control gates (D), ranging from 18 inputs to 10 outputs.
On-chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates, whose outputs can be optionally linked to all OR gates. Their output polarity, in turn, is individually programmable through a set of EX-OR gates for implementing AND/OR or AND/NOR logic functions.
The PLS153 and PLS153A are field-programmable, enabling the user to quickly generate custom patterns using standard programming equipment.
SYMBOL |
PARAMETER |
RATING |
UNIT | |
MIN. |
MAX. | |||
VCC |
Supply voltage |
+7 |
VDC | |
VIN |
Input voltage |
+5.5 |
VDC | |
VOUT |
Output voltage |
+5.5 |
VDC | |
IIN |
Input currents |
-30 |
+30 |
mA |
IOUT |
Output currents |
+100 |
mA | |
TAMB |
Operating free-air temperature range |
0 |
+75 |
|
TSTG |
Storage temperature range |
-65 |
+150 |
NOTES:
1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.
Note
1. Up to 0.3 mm from ceramic.