M29F080B-90EI, M29F080D, M29F080D 70M6 Selling Leads, Datasheet
MFG:AMD Package Cooled:TSSOP D/C:08+
M29F080B-90EI, M29F080D, M29F080D 70M6 Datasheet download
Part Number: M29F080B-90EI
MFG: AMD
Package Cooled: TSSOP
D/C: 08+
MFG:AMD Package Cooled:TSSOP D/C:08+
M29F080B-90EI, M29F080D, M29F080D 70M6 Datasheet download
MFG: AMD
Package Cooled: TSSOP
D/C: 08+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: M2901V
File Size: 149016 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: M29F080D
File Size: 258114 KB
Manufacturer: STMicroelectronics
Download : Click here to Download
PDF/DataSheet Download
Datasheet: M2901V
File Size: 149016 KB
Manufacturer:
Download : Click here to Download
The M29F080D is a 8 Mbit (1Mb x8) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage 5V supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM.
The memory is divided into 16 uniform blocks of 64Kbytes (see Figure 5, Block Addresses) that can be erased independently so it is possible to preserve valid data while old data is erased. Blocks can be protected in groups of 4 to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.
Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.
The memory is offered in TSOP40 (10 x 20mm) and SO44 packages. Access times of 55, 70 and 90ns are available. The memory is supplied with all the bits erased (set to '1').
Symbol |
Parameter |
Min |
Max |
Unit |
TBIAS |
Temperature Under Bias |
50 |
125 |
°C |
TSTG |
Storage Temperature |
65 |
150 |
°C |
VIO |
Input or Output Voltage(1) |
0.6 |
VCC +0.6 |
V |
VCC |
Read Supply Voltage |
0.6 |
6 |
V |
VID |
Identification Voltage |
0.6 |
13.5 |
V |