Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The CSP2510D is a high performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs.
The CSP2510D operates at 3.3V. One bank of ten outputs provide low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. The outputs can be enabled or disabled via the control G input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state. Unlike many products containing PLLs, the CSP2510D does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CSP2510D requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for the test purposes by strapping AVDD to ground.
The CSP2510D is specified for operation from 0°C to +85°C. This device is also available (on special order) in Industrial temperature range (-40°C to +85°C). See ordering information for details.
IDTCSP2510D Maximum Ratings
Rating
Symbol
Max
unit
Supply Voltage Range
V CC1, VCC2
0.5 to +4.6
V
Input Voltage Range
VI(2)
0.5 to +5.5
V
Voltage range applied to any output in the high or low state
VO(2)
0.5 to VDD + 0.5
V
Input clamp current
IIK (VI < 0)
50
mA
Terminal Voltage with Respect to GND (inputs VIH 2.5, VIL 2.5)
IOK (VO < 0 or VO > VDD)
-50
mA
Continuous Output Current
IRES
±100
mA
Continuous Current
VDD or GND
65 to +150
mA
Junction Temperature
TSTG
+150
°C
NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
IDTCSP2510D Features
• Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications • Distributes one clock input to one bank of ten outputs • Output enable bank control • External feedback (FBIN) pin is used to synchronize the outputs to the clock input signal • No external RC network required for PLL loop stability • Operates at 3.3V VDD • tpd Phase Error at 166MHz: < ±150ps • Jitter (peak-to-peak) at 166MHz: < ±75ps @ 166MHz • Spread Spectrum Compatible • Operating frequency 50MHz to 175MHz • Available in 24-Pin TSSOP package
IDTCSP2510D Typical Application
• SDRAM Modules • PC Motherboards • Workstations
IDTCSP2510D Connection Diagram
IDTCSPF2510C General Description
The IDTCSPF2510C is a high performance, low-skew, low-phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, infrequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs.
The CSPF2510C operates at 3.3V and provides integrated series-damping resistors that make it ideal for driving point-to-point loads, single or dual. One bank of ten outputs provide low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. The outputs can be enabled or disabled via the control G input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state. Unlike many products containing PLLs, the CSPF2510C does not require external RC networks.
The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost. Because it is based on PLL circuitry, the CSPF2510C requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for the test purposes by strapping AVDD to ground.
The CSPF2510C is characterized for operation from 0°C to +85°C. This device is also available (on special order) in Industrial (-40°C to +85°C)
IDTCSPF2510C Maximum Ratings
Rating
Symbol
Max
unit
Supply Voltage Range
V CC1, VCC2
0.5 to +4.6
V
Input Voltage Range
VI(2)
0.5 to +5.5
V
Voltage range applied to any output in the high or low state
VO(2)
0.5 to VDD + 0.5
V
Input clamp current
IIK (VI < 0)
50
mA
Terminal Voltage with Respect to GND (inputs VIH 2.5, VIL 2.5)
IOK (VO < 0 or VO > VDD)
-50
mA
Continuous Output Current
IRES
±100
mA
Continuous Current
VDD or GND
65 to +150
mA
Junction Temperature
TSTG
+150
°C
NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
IDTCSPF2510C Features
• Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications • Distributes one clock input to one bank of ten outputs • Output enable bank control • External feedback (FBIN) pin is used to synchronize the output to the clock input signal • On-chip series damping resistors with each driver • No external RC network required for PLL loop stability • Operates at 3.3V VDD • tpd Phase Error at 133MHz: < ±150ps • Jitter (cycle-cycle)(peak-to-peak) at 66MHz to 133MHz: | 70 | ps • Spread Spectrum Compatible • Operating frequency 25MHz to 140MHz • Fully conforms to PC133 specifications • Available in 24-Pin TSSOP package