Features: • Dual issue super-scalar execution core, executing at high-frequency- 250 MHz frequency- Dual issue floating-point ALU operations with other instruction classes- Traditional 5-stage pipeline, minimizes load and branch latencies- Single cycle repeat rate for most floating point ALU...
IDT RC5000: Features: • Dual issue super-scalar execution core, executing at high-frequency- 250 MHz frequency- Dual issue floating-point ALU operations with other instruction classes- Traditional 5-stage...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Instruction set compatible with IDT79R3000A, R3041, R3051, and R3071 RISC CPUs...
Features: • Instruction set compatible with IDT79R3000A, R3041, R3051, and R3071 RISC CPUs...
Features: • Instruction set compatible with IDT79R3000A, R3041, R3051, and R3071 RISC CPUs...
Symbol |
Rating |
RC5000 3.3V±5% |
Unit |
Commercial | |||
VTERM |
Terminal Voltage with respect to GND |
0.5(2) to +4.6 |
V |
TC |
Operating Temperature (case) |
0 to +85 |
°C |
TBIAS |
Case Temperature Under Bias |
55 to +125 |
°C |
TSTG |
Storage Temperature |
55 to +125 |
°C |
IIN |
DC Input Current |
20(3) |
mA |
IOUT |
DC Output Current |
50(4) |
mA |
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VIN minimum = 2.0V for pulse width less than 15ns. VIN should not exceed VCC +0.5 Volts.
3. When VIN < 0V or VIN > VCC.
4. Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.
The IDT RC5000 serves many performance critical embedded applications, such as high-end internetworking systems, color printers, and graphics terminals.
The IDT RC5000 is optimized for high-performance applications, with special emphasis on system bandwidth and floating point operations, through integration of highperformance computational units and a high-performance memory hierarchy. For this class of application, the result is a relatively low-cost CPU capable of approximately 330 Dhrystone MIPS.
IDT's objectives in offering the IDT RC5000 include:
• Offering a high performance upgrade path to existing embedded customers in the internetworking, office automation and visualization markets.
• Providing a significant improvement in the floatingpoint performance currently available in a moderately priced MIPS CPU.
• Providing improvements in the memory hierarchy of desktop systems by using large primary caches and integrating a secondary cache controller.
• Enabling improvements in performance through the use of the MIPS-IV ISA.