IDT74LVC32APY, IDT74LVC373A, IDT74LVC374A Selling Leads, Datasheet
MFG:IDT Package Cooled:SOP D/C:99+
IDT74LVC32APY, IDT74LVC373A, IDT74LVC374A Datasheet download
Part Number: IDT74LVC32APY
MFG: IDT
Package Cooled: SOP
D/C: 99+
MFG:IDT Package Cooled:SOP D/C:99+
IDT74LVC32APY, IDT74LVC373A, IDT74LVC374A Datasheet download
MFG: IDT
Package Cooled: SOP
D/C: 99+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: IDT74LVC32APY
File Size: 57994 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT74LVC373A
File Size: 63294 KB
Manufacturer: IDT
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT74LVC374A
File Size: 70858 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
The LVC373A Octal transparent D-type latch is built using advanced dual metal CMOS technology.
While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high- impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.
OE does not affect the internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the highimpedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.
Symbol |
Description |
Max |
Unit |
VTERM |
Terminal Voltage with Respect to GND |
0.5 to +6.5 |
V |
TSTG |
Storage Temperature |
65 to +150 |
°C |
IOUT |
DC Output Current |
50 to +50 |
mA |
IIK IOK |
Continuous Clamp Current, VI < 0 or VO < 0 |
50 |
mA |
ICC ISS |
Continuous Current through each VCC or GND |
±100 |
mA |
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Symbol |
Description |
Max |
UNITS |
VTERM |
Terminal Voltage with Respect to GND |
0.5 to +6.5 |
V |
TSTG |
Storage Temperature |
65 to +150 |
°C |
IOUT |
DC Output Current |
50 to +50 |
mA |
IIK IOK |
Continuous Clamp Current, VI < 0 or VO < 0 |
50 |
mA |
ICC ISS |
Continuous Current through each VCC or GND |
±100 |
mA |