IDT74LVC11A, IDT74LVC125A, IDT74LVC126APG Selling Leads, Datasheet
MFG:N/A Package Cooled:N/A D/C:09+
IDT74LVC11A, IDT74LVC125A, IDT74LVC126APG Datasheet download
Part Number: IDT74LVC11A
MFG: N/A
Package Cooled: N/A
D/C: 09+
MFG:N/A Package Cooled:N/A D/C:09+
IDT74LVC11A, IDT74LVC125A, IDT74LVC126APG Datasheet download
MFG: N/A
Package Cooled: N/A
D/C: 09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: IDT74LVC11A
File Size: 62757 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT74LVC125A
File Size: 68761 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT 79R3081
File Size: 914564 KB
Manufacturer: IDT
Download : Click here to Download
The LVC11A triple 3-input AND gate is built using advanced dual metal CMOS technology. The LVC11A device provides the 3-input AND function.
Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.
The LVC11A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.
Symbol | Description | Max | Unit |
VTERM | Terminal Voltage with Respect to GND | 0.5 to +6.5 | V |
TSTG | Storage Temperature | 65 to +150 | °C |
IOUT | DC Output Current | 50 to +50 | mA |
IIK IOK |
Continuous Clamp Current, VI < 0 or VO < 0 |
50 | mA |
ICC ISS |
Continuous Current through each VCC or GND |
±100 | mA |
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
The LVC125A quadruple bus buffer gate is built using advanced dual metal CMOS technology. The LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated outputenable (OE) input is high.
To ensure the high impedance state during power up or power down, OE should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V system environment.
The LVC125A has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.
Symbol | Description | Max | Unit |
VTERM | Terminal Voltage with Respect to GND | 0.5 to +6.5 | V |
TSTG | Storage Temperature | 65 to +150 | |
IOUT | DC Output Current | 50 to +50 | mA |
IIK IOK |
Continuous Clamp Current, VI < 0 or VO < 0 |
50 | mA |
ICC ISS |
Continuous Current through each VCC or GND |
±100 | mA |