IDT74ALVCH, IDT74ALVCH162244, IDT74ALVCH162244PA Selling Leads, Datasheet
MFG:N/A Package Cooled:N/A D/C:08+
IDT74ALVCH, IDT74ALVCH162244, IDT74ALVCH162244PA Datasheet download
Part Number: IDT74ALVCH
MFG: N/A
Package Cooled: N/A
D/C: 08+
MFG:N/A Package Cooled:N/A D/C:08+
IDT74ALVCH, IDT74ALVCH162244, IDT74ALVCH162244PA Datasheet download
MFG: N/A
Package Cooled: N/A
D/C: 08+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: IDT74ALVCH162244
File Size: 78347 KB
Manufacturer: IDT
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT74ALVCH162244
File Size: 78347 KB
Manufacturer: IDT
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT 79R3081
File Size: 914564 KB
Manufacturer: IDT
Download : Click here to Download
This 16-bit buffer/driver is built using advanced dual metal CMOS technology. The ALVCH162244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.
The ALVCH162244 has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been designed to drive ±12mA at the designated threshold levels. The ALVCH162244 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.
Symbol |
Rating |
Max
|
Unit |
VTERM (VDD) |
VDD Terminal Voltage with Respect to GND |
0.5 to +4.6 |
V |
VTERM(2) |
VDDQ Terminal Voltage with Respect to GND |
0.5 to VCC+0.5 |
V |
VTERM(2) (INPUTS and I/O's) |
Input and I/O Terminal Voltage with Respect to GND |
65 to +150
|
°C |
IOUT |
DC Output Current |
50 to +50
|
°C |
TSTG |
Continuous Clamp Current, VI < 0 or VI > VCC |
-65 to +150
|
mA |
TJN |
Junction Temperature |
+ 150
|
mA |
IOK |
Continuous Clamp Current, VO < 0 |
-50
|
mA |
ICC ISS |
Continuous Current through VCC or GND |
±100
|
mA |
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VCC terminals.
3. All terminals except VCC.
• 0.5 MICRON CMOS Technology
• Typical tSK(o) (Output Skew) < 250ps
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
• VCC = 3.3V ± 0.3V, Normal Range
• VCC = 2.7V to 3.6V, Extended Range
• VCC = 2.5V ± 0.2V
• CMOS power levels (0.4µ W typ. static)
• Rail-to-Rail output swing for increased noise margin
• Available in SSOP, TSSOP, and TVSOP packages