Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
The IDT72V3626/72V3636/72V3646 are pin and functionally compatible versions of the IDT723626/723636/723646, designed to run off a 3.3V supply for exceptionally low-power consumption. These devices are a monolithic,high-speed, low-power, CMOS Triple Bus synchronous (clocked) FIFO memory which supports clock frequencies up to 100 MHz and has read access times as fast as 6.5ns. Two independent 256/512/1,024 x 36 dual port SRAMFIFOs on board each chip buffer data between a bidirectional 36-bit bus (PortA) and two unidirectional 18-bit buses (Port B transmits data, Port C receives data.) FIFO data can be read out of Port B and written into Port C using either 18-bit or 9-bit formats with a choice of Big- or Little-Endian configurations.
These devices are a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for
IDT72V3646 Maximum Ratings
Symbol
Rating
Commercial
Unit
VCC
Supply Voltage Range
0.5 to +4.6
V
VI(2)
Input Voltage Range
0.5 to VCC+0.5
V
VO(2)
Output Voltage Range
0.5 to VCC+0.5
V
IIK
Input Clamp Current (VI< 0 or VI> VCC)
±20
mA
IOK
Output Clamp Current(VO= < 0 or VO>VCC)
±50
mA
IOUT
Continuous Output Current (VO= 0 to VCC)
±50
mA
ICC
Continuous Current Through VCC or GND
±400
mA
TSTG
Storage Temperature Range
65 to 150
°C
IDT72V3646 Features
•Memory storage capacity: IDT72V3626256 x 36 x 2 IDT72V3636512 x 36 x 2 IDT72V36461,024 x 36 x 2 •Clock frequencies up to 100 MHz (6.5ns access time) •Two independent FIFOs buffer data between one bidirectional 36-bit port and two unidirectional 18-bit ports (Port C receives and Port B transmits) •18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word) on Ports B and C •Select IDT Standard timing (using EFA, EFB, FFA, and FFC flag functions) or First Word Fall Through Timing (using ORA, ORB, IRA, and IRC flag functions) •Programmable Almost-Empty and Almost-Full flags; each has three default offsets (8, 16 and 64) •Serial or parallel programming of partial flags •Big- or Little-Endian format for word and byte bus sizes •Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings •Mailbox bypass registers for each FIFO •Free-running CLKA, CLKB and CLKC may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) •Auto power down minimizes power dissipation •Available in a space-saving 128-pin Thin Quad Flatpack (TQFP) •Pin and functionally compatible versions of 5V operating IDT723626/723636/723646 •Industrial temperature range (40°C to +85°C) is available
IDT72V3646 Connection Diagram
IDT72V3650 General Description
The IDT72V3640/72V3650/72V3660/72V3670/72V3680/72V3690/ 2V36100/72V36110 are exceptionally deep, high speed, CMOS First-In- First-Out (FIFO) memories with clocked read and write controls and a flexible Bus-Matching x36/x18/x9 data flow. These FIFOs offer several key user benefits: • Flexible x36/x18/x9 Bus-Matching on both read and write ports • The period required by the retransmit operation is fixed and short. • The first word data latency period, from the time the first word is written to an empty FIFO to the time it can be read, is fixed and short. • High density offerings up to 4 Mbit
IDT72V3650 Maximum Ratings
Symbol
Rating
Com'l & Ind'l
Unit
VTERM(2)
Terminal Voltagewith respect to GND
-0.5 to +4.5
V
TSTG
StorageTemperature
55 to +125
IOUT
DC Output Current
50 to +50
mA
IDT72V3650 Features
· Choose among the following memory organizations:Commercial IDT72V3640 ¾ 1,024 x 36 IDT72V3650 ¾ 2,048 x 36 IDT72V3660 ¾ 4,096 x 36 IDT72V3670 ¾ 8,192 x 36 IDT72V3680 ¾ 16,384 x 36 IDT72V3690 ¾ 32,768 x 36 IDT72V36100 ¾ 65,536 x 36 IDT72V36110 ¾ 131,072 x 36 · 133 MHz operation (7.5 ns read/write cycle time) · User selectable input and output port bus-sizing - x36 in to x36 out - x36 in to x18 out - x36 in to x9 out - x18 in to x36 out - x9 in to x36 out · Big-Endian/Little-Endian user selectable byte representation · 5V input tolerant · Fixed, low first word latency