IDT71V3577SA, IDT71V3577YS, IDT71V3577YSA Selling Leads, Datasheet
MFG:N/A Package Cooled:N/A D/C:09+
IDT71V3577SA, IDT71V3577YS, IDT71V3577YSA Datasheet download
Part Number: IDT71V3577SA
MFG: N/A
Package Cooled: N/A
D/C: 09+
MFG:N/A Package Cooled:N/A D/C:09+
IDT71V3577SA, IDT71V3577YS, IDT71V3577YSA Datasheet download
MFG: N/A
Package Cooled: N/A
D/C: 09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: IDT71V3577SA
File Size: 534064 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT71V3577YS75BGG
File Size: 534064 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT71V3577YSA75BGG
File Size: 534064 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
The IDT71V3577/79 are high-speed SRAMs organized as 128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.
The burst mode feature offers the highest level of performance to the system designer, as the IDT71V3577/79 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and theLBO input pin.
The IDT71V3577/79 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).
Symbol | Rating | Commercial & Industrial Values |
Unit |
VTERM(2) | Terminal Voltage with Respect to GND |
-0.5 to +4.6 | V |
VTERM(3,6) | Terminal Voltage with Respect to GND |
-0.5 to VDD | V |
VTERM(4,6) | Terminal Voltage with Respect to GND |
-0.5 to VDD +0.5 | V |
VTERM(5,6) | Terminal Voltage with Respect to GND |
-0.5 to VDDQ +0.5 | V |
TA(7) | Commercial Operating Temperature |
-0 to +70 | |
Industrial Operating Temperature |
-40 to +85 | ||
TBIAS | Temperature Under Bias |
-55 to +125 | |
TSTG | Storage Temperature |
-55 to +125 | |
PT | Power Dissipation | 2.0 | W |
IOUT | DC Output Current | 50 | mA |
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above thosendicatedin the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD terminals only.
3. VDDQ terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supplysequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
7. TA is the "instant on" case temperature.