IDT5991A, IDT5991A-5JI, IDT5991A-7JI Selling Leads, Datasheet
MFG:N/A Package Cooled:N/A D/C:09+
IDT5991A, IDT5991A-5JI, IDT5991A-7JI Datasheet download
Part Number: IDT5991A
MFG: N/A
Package Cooled: N/A
D/C: 09+
MFG:N/A Package Cooled:N/A D/C:09+
IDT5991A, IDT5991A-5JI, IDT5991A-7JI Datasheet download
MFG: N/A
Package Cooled: N/A
D/C: 09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: IDT5991A
File Size: 74567 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT5991A-5JI
File Size: 74567 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: IDT5991A-7JI
File Size: 74567 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
The IDT5991A is a high fanout PLL based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The IDT5991A has eight programmable skew outputs in four banks of 2. Skew is controlled by 3-level input signals that may be hard-wired to appropriate HIGH-MID-LOW levels.
The IDT5991A maintains Cypress CY7B991 compatibility while providing two additional features: Synchronous Output Enable (GND/sOE), and Positive/Negative Edge Synchronization (VCCQ/PE). When the GND/ sOE pin is held low, all the outputs are synchronously enabled (CY7B991 compatibility). However, if GND/sOE is held high, all the outputs except 3Q0 and 3Q1 are synchronously disabled.
Furthermore, when the VCCQ/PE is held high, all the outputs are synchronized with the positive edge of the REF clock input (CY7B991 compatibility). When VCCQ/PE is held low, all the outputs are synchronized with the negative edge of REF.
Symbol | Description |
Max |
Unit |
VI TJ TSTG |
Supply Voltage to Ground DC Input Voltage Junction Temperature Storage Temperature |
0.5 to +7 0.5 to +7 150 65 to +150 |
V V °C °C |
NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolutemaximum- rated conditions for extended periods may affect device reliability.