FQD3N50C, FQD3N60, FQD3N60C Selling Leads, Datasheet
MFG:FAIRC Package Cooled:. D/C:06+
FQD3N50C, FQD3N60, FQD3N60C Datasheet download
Part Number: FQD3N50C
MFG: FAIRC
Package Cooled: .
D/C: 06+
MFG:FAIRC Package Cooled:. D/C:06+
FQD3N50C, FQD3N60, FQD3N60C Datasheet download
MFG: FAIRC
Package Cooled: .
D/C: 06+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: FQD3N50C
File Size: 1068505 KB
Manufacturer: FAIRCHILD [Fairchild Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: FQD3N60
File Size: 589773 KB
Manufacturer: FAIRCHILD [Fairchild Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: FQD10N20
File Size: 590060 KB
Manufacturer: FAIRCHILD [Fairchild Semiconductor]
Download : Click here to Download
These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.
This advanced technology is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand a high energy pulse in the avalanche and commutation modes. These devices are well suited for electronic lamp ballasts based on the complementary half bridge topology.
Symbol |
Parameter |
FQD3N50C/FQU3N50C |
Units | ||
VDSS |
Drain-Source Voltage |
500 |
V | ||
ID |
Drain Current |
- Continuous (TC =25°C) |
2.5 |
A | |
|
- Continuous (TC = 100°C) |
1.5 |
A | ||
IDM |
Drain Current Pulsed (Note 1) |
10 |
A | ||
VGSS |
Gate-Source Voltage |
± 30 |
V | ||
EAS |
Single Pulsed Avalanche Energy (Note 2) |
200 |
mJ | ||
IAR |
Avalanche Current (Note 1) |
2.5 |
A | ||
EAR |
Repetitive Avalanche Energy (Note 1) |
3.5 |
mJ | ||
d v/dt |
Peak Diode Recovery dv/dt (Note 3) |
4.5 |
V/ns | ||
PD |
Power Dissipation (TC = 25°C) |
35 |
W | ||
Operating and |
-55 to +150 |
°C | |||
TJ, TSTG |
Maximum lead temperature for soldering purposes, |
300 |
°C |
These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.
This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.