DS3862WM/M, DS3875, DS3875VX Selling Leads, Datasheet
MFG:DS Package Cooled:SOP20 D/C:08+/09+
DS3862WM/M, DS3875, DS3875VX Datasheet download
Part Number: DS3862WM/M
MFG: DS
Package Cooled: SOP20
D/C: 08+/09+
MFG:DS Package Cooled:SOP20 D/C:08+/09+
DS3862WM/M, DS3875, DS3875VX Datasheet download
MFG: DS
Package Cooled: SOP20
D/C: 08+/09+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: DS3
File Size: 68288 KB
Manufacturer: Linear
Download : Click here to Download
PDF/DataSheet Download
Datasheet: DS3875
File Size: 708564 KB
Manufacturer: NSC [National Semiconductor]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: DS3
File Size: 68288 KB
Manufacturer: Linear
Download : Click here to Download
The controller implements the complete requirements of the IEEE 8961 specification as a subset of its fea-tures
Supports Arbitration message sending and receiving
Supports the two modes of operation (RESTRICTED/UNRESTRICTED)
Software configurable doublesingle pass operation slowfast IBAParking and restrictedunrestricted modes of arbitration
Built-in 1 ms timer for use in the arbitration cycle
User programmable 16 arbitration delays (8 slow and 8 fast)
Built-in PLL for accurate delays The PLL accepts clocks from 2 MHz to 40 MHz in steps of 1 MHz
Signal to unlock slave modules on transfer of tenure Auto unlock through a dummy cycle if the current mas-ter locked resources
Programmable delay for releasing ar* after issuing COMPETEIBA CMPT This is to ensure the assertion of the arbitration number during competition before the release of ar Also this delay ensures there is suffi-cient time to assert the ADDATA lines during Idle Bus Arbitration before the release of ar*
ReadWrite facility with data acknowledge for the host to load arbitration numbers an arbitration message and control registers
On chip parity generator unloads the host of the addi-tional parity generation function
Separate interrupts to indicate error occurrence and ar-bitration message received Interrupts cleared on a reg-ister write Error status is available in a separate status register
A special output pin to indicate that a POWERFAIL message was received
Hardwired register to hold the first word of the arbitra-tion message
FIFO strobe provided to store more than one arbitration message externally to prevent overrun
Idle Bus Arbitration (IBA) supported
Parking implemented
Bus initialization system reset and Live-insertion sup-ported (The logic to detect these conditions must be implemented externally)
Testability in the form of reading from key registers which include the STATE MCW 1 ms timer and pro-grammable input clock divider