C950A120A51, C9530, C9531 Selling Leads, Datasheet
MFG:N/A Package Cooled:05+ D/C:4000
C950A120A51, C9530, C9531 Datasheet download
Part Number: C950A120A51
MFG: N/A
Package Cooled: 05+
D/C: 4000
MFG:N/A Package Cooled:05+ D/C:4000
C950A120A51, C9530, C9531 Datasheet download
MFG: N/A
Package Cooled: 05+
D/C: 4000
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: C952
File Size: 879906 KB
Manufacturer: PERKINELMER [PerkinElmer Optoelectronics]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: C9530
File Size: 516096 KB
Manufacturer: CYPRESS
Download : Click here to Download
PDF/DataSheet Download
Datasheet: C9531
File Size: 118371 KB
Manufacturer: CYPRESS [Cypress Semiconductor]
Download : Click here to Download
Parameter | Description | Condition | Min. | Max. | Unit |
VDD,VDDP | Core Supply Voltage | 0.5 | 4.6 | V | |
VDDA | Analog Supply Voltage | 0.5 | 4.6 | V | |
VIN | Input Voltage | Relative to V SS | 0.5 | VDD + 0.5 | VDC |
TS | Temperature, Storage | Non Functional | 65 | +150 | °C |
TA | Temperature, Operating Ambient | Functional | 0 | 70 | °C |
TJ | Temperature, Junction | Functional | 150 | °C | |
ESDHBM | ESD Protection (Human Body Model) | MIL-STD-883, Method 3015 | 2000 | V | |
ØJC | Dissipation, Junction to Case | Mil-Spec 883E Method 1012.1 | °C/W | ||
ØJA | Dissipation, Junction to Ambient | JEDEC (JESD 51) | °C/W | ||
UL94 | Flammability Rating | At 1/8 in. | V0 | ||
MSL | Moisture Sensitivity Level | 1 |
• Dedicated clock buffer power pins for reduced noise, crosstalk and jitter
• Input clock frequency of 25 MHz to 33 MHz
• Output frequencies of XINx1, XINx2, XINx3 and XINx4
• One output bank of 5 clocks.
• One REF XIN clock output.
• SMBus clock control interface for individual clock disabling and SSCG control
• Output clock duty cycle is 50% (± 5%)
• < 250 ps skew between output clocks within a bank
• Output jitter <175 ps
• Spread Spectrum feature for reduced electromagnetic interference (EMI)
• OE pin for entire output bank enable control and testability
• 28-pin SSOP and TSSOP packages