BU8710AKS, BU8714, BU8715KS Selling Leads, Datasheet
MFG:NEC Package Cooled:QFP80 D/C:03+
BU8710AKS, BU8714, BU8715KS Datasheet download
Part Number: BU8710AKS
MFG: NEC
Package Cooled: QFP80
D/C: 03+
BU8710AKS, BU8714, BU8715KS
- Table of contents:
Info of BU8710AKS
Info of BU8714
Info of BU8715KS
Attentive hint
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
Top Sellers:
TOP
About BU8710AKS
PDF/DataSheet Download
Datasheet: BU8710AKS
File Size: 615850 KB
Manufacturer: ROHM [Rohm]
Download : Click here to Download
About BU806
PDF/DataSheet Download
Datasheet: BU806
File Size: 42335 KB
Manufacturer: MOTOROLA [Motorola, Inc]
Download : Click here to Download
About BU806
PDF/DataSheet Download
Datasheet: BU806
File Size: 42335 KB
Manufacturer: MOTOROLA [Motorola, Inc]
Download : Click here to Download
BU8710AKS General Description
This is an ADPCM transcoder which conforms to the G.721 standards listed in the 1988 edition of the CCITT recommen-dations. Simultaneous processing of four encoder and decoder channels is possible, enabling superb affinity with the quadruple TDMA which is a standard for PHS (personal handy phone) systems. In turn, this enables voice processing units for individual base stations in the public telephone network to be configured on single chips.
BU8710AKS Maximum Ratings
| Parameter | Symbol | Limits | Unit |
| Power supply voltage | VDD | 7.0 | V |
| Input voltage | VIN | VSS-0.3~VDD+0.3 | V |
| Output voltage | VOUT | VSS-0.3~VDD+0.3 | V |
| Operating temperature | Topr | -25~+75 | |
| Storage temperature | Tstg | -55~+125 |
BU8710AKS Features
1) Can be connected to -law and A-law PCM codec through a serial interface. (Both long frames and short frames can be accommodated.)
2) Various functions can be controlled through a CPU interface.
3) An internal power save mode can be controlled separately for individual channels. (Separate encoder and decoder control are possible.) In addition, external pin control enables power consumption to be reduced for the chip as a whole.
4) An internal muting function can be controlled separately for individual channels. (Separate encoder and decoder control are possible.)
5) An internal function silence detection is provided, which can be controlled separately for individual channels. Applicable only to encoders.)
6) An internal background noise generation function is provided, which can be controlled separately for individual channels. (Applicable only to decoders.)
7) The G.711 (-law or A-law) output level can be attenuated freely on individual channels.
8) An internal 64kbps data through mode is provided, which can be controlled separately for individual channels.
9) Internal 32kbps and 64kbps data loop back modes are provided, which can be controlled separately for individual channels.
10) An internal clock generator circuit is provided.
11) SQFP 80 pin package is used.
2) Various functions can be controlled through a CPU interface.
3) An internal power save mode can be controlled separately for individual channels. (Separate encoder and decoder control are possible.) In addition, external pin control enables power consumption to be reduced for the chip as a whole.
4) An internal muting function can be controlled separately for individual channels. (Separate encoder and decoder control are possible.)
5) An internal function silence detection is provided, which can be controlled separately for individual channels. Applicable only to encoders.)
6) An internal background noise generation function is provided, which can be controlled separately for individual channels. (Applicable only to decoders.)
7) The G.711 (-law or A-law) output level can be attenuated freely on individual channels.
8) An internal 64kbps data through mode is provided, which can be controlled separately for individual channels.
9) Internal 32kbps and 64kbps data loop back modes are provided, which can be controlled separately for individual channels.
10) An internal clock generator circuit is provided.
11) SQFP 80 pin package is used.
BU8710AKS Typical Application
PHS base stations
BU8710AKS Connection Diagram
MT58L64L18CT-10
Price: 4-6 USD
MT58L64L18CT-10 TQFP100
DL-7140-211M
Price: 5-6.5 USD
DL-7140-211M laser tube
74LVC74APG
Price: 4-5 USD
74LVC74APG - IC FLIP FLOP D-Type POS-EDG DUAL 14TSSOP
CY28346ZI-2
Price: 6.5-8 USD
CYPRESS - Clock Synthesizer with Differential CPU Outputs
PI5V330QEX
Price: 0.284-0.286 USD
PI5V330QEX Pericom Multiplexer Switch ICs
BSM300GA120DN2
Price: 1-2 USD
IGBT power module, Single switch, 1200 V, Collector-emitter voltage, 430A
SVA150XG04TB
Price: 1-2 USD
a-Si TFT-LCD, NEC, 228.096Hmm, 560V
PC354N1
Price: 0.124-0.2 USD
PC354N1T - Mini-flat Package, AC Input Type Photocoupler - Sharp Electrionic Components
RL1210JR-070R22L
Price: 0.177-0.178 USD
RL1210JR51-XX-BL - Thick Film Chip Resistor Low Ohmic - TAITRON Components Incorporated
STPS140A
Price: 0.053-0.055 USD
STPS140A - POWER SCHOTTKY RECTIFIER - STMicroelectronics
STA013
Price: 1.45-1.5 USD
STA013 - MPEG 2.5 LAYER III AUDIO DECODER - STMicroelectronics
SMBJ5347B
Price: 0.073-0.075 USD
SMBJ5347B - 5 Watt Surface Mount Silicon Zener Diodes - Micro Commercial Components
