6514, 6514S, 6515 Selling Leads, Datasheet
MFG:365 Package Cooled:PANASONIC D/C:N/A
6514, 6514S, 6515
- Table of contents:
Info of 6514
Info of 6514S
Info of 6515
Attentive hint
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
Top Sellers:
TOP
About
PDF/DataSheet Download
Datasheet:
File Size: KB
Manufacturer:
Download : Click here to Download
About
PDF/DataSheet Download
Datasheet:
File Size: KB
Manufacturer:
Download : Click here to Download
About
PDF/DataSheet Download
Datasheet:
File Size: KB
Manufacturer:
Download : Click here to Download
6514 General Description
The Galvantech Synchronous Burst SRAM family employs high-speed, low power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors.
The GVT71256D18 SRAM integrates 262,144x18 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ADSP#, and ADV#), write enables (WEL#, WEH#, and BWE#), and global write (GW#).
Asynchronous inputs include the output enable (OE#) and burst mode control (MODE). The data outputs (Q), enabled by OE#, are also asynchronous.
Addresses and chip enables are registered with either address status processor (ADSP#) or address status controller (ADSC#) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV#).
Address, data inputs, and write controls are registered onchip to initiate self-timed WRITE cycle. WRITE cycles can be one to four bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. WEL# controls DQ1-DQ8 and DQP1. WEH# controls DQ9-DQ16 and DQP2. WEL#, and WEH# can be active only with BWE# being LOW. GW# being LOW causes all bytes to be written. WRITE pass-through capability allows written data available at the output for the immediately next READ cycle. This device also incorporates pipelined enable circuit for easy depth expansion without penalizing system performance.
The GVT71256D18 operates from a +3.3V power supply. All inputs and outputs are LVTTL compatible. The device is ideally suited for 486, PentiumTM, 680x0, and PowerPCTM systems and for systems that are benefited from a wide synchronous data bus.
6514 Maximum Ratings
Voltage on VCC Supply Relative to VSS...... ..-0.5V to +4.6V
VIN ........................................................... -0.5V to VCC+0.5V
Storage Temperature (plastic) .......................-55oC to +150o
Junction Temperature ...................................................+150o
Power Dissipation ......................................................... .1.0W
Short Circuit Output Current ..........................................50mA
*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
6514 Features
• Fast access times: 3.5, 3.8, and 4.0ns
• Fast clock speed: 166, 150, 133, and 117MHz
• Provide high performance 3-1-1-1 access rate
• Fast OE# access times: 3.5ns and 3.8ns
• Optimal for depth expansion (one cycle chip deselect to eliminate bus contention)
• 3.3V -5% and +10% core power supply
• 2.5V or 3.3V I/O supply
• 5V tolerant inputs except I/O's
• Clamp diodes to VSSQ at all inputs and outputs
• Common data inputs and data outputs
• BYTE WRITE ENABLE and GLOBAL WRITE control
• Three chip enables for depth expansion and address pipeline
• Address, data and control registers
• Internally self-timed WRITE CYCLE
• Burst control pins (interleaved or linear burst sequence)
• Automatic power-down for portable applications
• Low profile 119 lead, 14mm x 22mm BGA (Ball Grid Array) and 100 pin TQFP packages
6514 Connection Diagram
6515 General Description
The Galvantech Synchronous Burst SRAM family employs high-speed, low power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high valued resistors.
The GVT71256D36 and GVT71512D18 SRAMs integrate 262,144x36 and 524,288x18 SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depthexpansion chip enables (CE2 and CE2#), burst control inputs (ADSC#, ADSP#, and ADV#), write enables (BWa#, BWb#, BWc#, BWd#, and BWE#), and global write (GW#). However, the CE2# chip enable input is only available for TA package version.
Asynchronous inputs include the output enable (OE#) and burst mode control (MODE). The data outputs (Q), enabled by OE#, are also asynchronous.
Addresses and chip enables are registered with either address status processor (ADSP#) or address status controller (ADSC#) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV#).
Address, data inputs, and write controls are registered onchip to initiate self-timed WRITE cycle. WRITE cycles canbe one to four bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. BWa# controls DQa. BWb# controls DQb. BWc# controls DQc. BWd# controls DQd. BWa#, BWb# BWc#, and BWd# can be active only with BWE# being LOW. GW# being LOW causes all bytes to be written. The x18 version only has 18 data inputs/outputs (DQa and DQb) along with BWa# and BWb# (no BWc#, BWd#, DQc, and DQd).
For the B and T package versions, four pins are used to implement JTAG test capabilities: test mode select (TMS), test data-in (TDI), test clock (TCK), and test data-out (TDO).
The JTAG circuitry is used to serially shift data to and from the device. JTAG inputs use LVTTL/LVCMOS levels to shift data during this testing mode of operation. The TA package version does not offer the JTAG capability.
The GVT71256D36 and GVT71512D18 operate from a +3.3V power supply. All inputs and outputs are LVTTL compatible
6515 Maximum Ratings
Voltage on VCC Supply Relative to VSS....... .-0.5V to +4.6V
VIN .......................................................... .-0.5V to VCC+0.5V
Storage Temperature (plastic) .......................-55oC to +150o
Junction Temperature ...................................................+150o
Power Dissipation ...........................................................1.0W
Short Circuit Output Current ..........................................50mA
*Stresses greater than those listed uunder "Absolute Maximum Ratings" may cause permanent damage to the device.This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
6515 Features
• Fast access times: 2.5ns, 3.0ns, and 3.5ns
• Fast clock speed: 225, 200, 166, and 150MHz
• Fast OE# access times: 2.5ns, 3.0ns, and 3.5ns
• Optimal for depth expansion (one cycle chip deselect to eliminate bus contention)
• 3.3V -5% and +10% power supply
• 3.3V or 2.5V I/O supply
• 5V tolerant inputs except I/O's
• Clamp diodes to VSS at all inputs and outputs
• Common data inputs and data outputs
• BYTE WRITE ENABLE and GLOBAL WRITE control
• Multiple chip enables for depth expansion:
three chip enables for TA package version and two chip enables for B and T package versions
• Address pipeline capability
• Address, data and control registers
• Internally self-timed WRITE CYCLE
• Burst control pins (interleaved or linear burst sequence)
• Automatic power-down for portable applications
• JTAG boundary scan for B and T package version
• Low profile 119 bump, 14mm x 22mm PBGA (Ball Grid Array) and 100 pin TQFP packages
• Fast clock speed: 225, 200, 166, and 150MHz
• Fast OE# access times: 2.5ns, 3.0ns, and 3.5ns
• Optimal for depth expansion (one cycle chip deselect to eliminate bus contention)
• 3.3V -5% and +10% power supply
• 3.3V or 2.5V I/O supply
• 5V tolerant inputs except I/O's
• Clamp diodes to VSS at all inputs and outputs
• Common data inputs and data outputs
• BYTE WRITE ENABLE and GLOBAL WRITE control
• Multiple chip enables for depth expansion:
three chip enables for TA package version and two chip enables for B and T package versions
• Address pipeline capability
• Address, data and control registers
• Internally self-timed WRITE CYCLE
• Burst control pins (interleaved or linear burst sequence)
• Automatic power-down for portable applications
• JTAG boundary scan for B and T package version
• Low profile 119 bump, 14mm x 22mm PBGA (Ball Grid Array) and 100 pin TQFP packages
6515 Connection Diagram
MT58L64L18CT-10
Price: 4-6 USD
MT58L64L18CT-10 TQFP100
DL-7140-211M
Price: 5-6.5 USD
DL-7140-211M laser tube
74LVC74APG
Price: 4-5 USD
74LVC74APG - IC FLIP FLOP D-Type POS-EDG DUAL 14TSSOP
CY28346ZI-2
Price: 6.5-8 USD
CYPRESS - Clock Synthesizer with Differential CPU Outputs
PI5V330QEX
Price: 0.284-0.286 USD
PI5V330QEX Pericom Multiplexer Switch ICs
BSM300GA120DN2
Price: 1-2 USD
IGBT power module, Single switch, 1200 V, Collector-emitter voltage, 430A
SVA150XG04TB
Price: 1-2 USD
a-Si TFT-LCD, NEC, 228.096Hmm, 560V
PC354N1
Price: 0.124-0.2 USD
PC354N1T - Mini-flat Package, AC Input Type Photocoupler - Sharp Electrionic Components
RL1210JR-070R22L
Price: 0.177-0.178 USD
RL1210JR51-XX-BL - Thick Film Chip Resistor Low Ohmic - TAITRON Components Incorporated
STPS140A
Price: 0.053-0.055 USD
STPS140A - POWER SCHOTTKY RECTIFIER - STMicroelectronics
STA013
Price: 1.45-1.5 USD
STA013 - MPEG 2.5 LAYER III AUDIO DECODER - STMicroelectronics
SMBJ5347B
Price: 0.073-0.075 USD
SMBJ5347B - 5 Watt Surface Mount Silicon Zener Diodes - Micro Commercial Components
