Position: Home  > All Categories> Integrated Circuits (ICs) > ZL30409

ZL30409

Features: • Supports Telcordia GR-1244-CORE Stratum 4 timing for DS1 interfaces• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces• Selectable 19.44 MHz, 2.048MHz, 1.544MHz or 8kHz input reference signals• Provides C1.5, C2, C4, C6, C8, CC16, and ...

product image

ZL30409 Picture
See larger image
SeekIC No. : 004550962 Detail

ZL30409: Features: • Supports Telcordia GR-1244-CORE Stratum 4 timing for DS1 interfaces• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces• Selectable 19.44 MHz,...

ZL30409 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
ZL30409
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/21

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Supports Telcordia GR-1244-CORE Stratum 4 timing for DS1 interfaces
• Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interfaces
• Selectable 19.44 MHz, 2.048MHz, 1.544MHz or 8kHz input reference signals
• Provides C1.5, C2, C4, C6, C8, CC16, and C19 (STS-3/OC3 clock divided by 8) output clock signals
• Provides 5 styles of 8 KHz framing pulses
• Holdover frequency accuracy of 0.05 PPM
• Holdover indication
• Attenuates wander from 1.9Hz
• Fast lock mode
• Provides Time Interval Error (TIE) correction
• Accepts reference inputs from two independent sources
• JTAG Boundary Scan


Application

• Synchronization and timing control for multitrunk T1,E1 and STS-3/OC3 systems
• ST-BUS clock and frame pulse sources


Pinout

Connection Diagram


Specifications

  Parameter Symbol Min. Max. UNIT
1 Supply voltage VDD -0.3 7.0 V
2 Voltage on any pin VPIN -0.3 VDD+ 0.3 V
3 Current on any pin IPIN   30 mA
4 Storage temperature TST -55 125
5 48 SSOP package power dissipation PPD   200 mW

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.


Description

The ZL30409 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization signals for multitrunk T1 and E1 primary rate transmission links.

The ZL30409 generates ST-BUS clock and framing signals that are phase locked to either a 19.44 MHz, 2.048MHz, 1.544MHz, or 8kHz input reference.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Motors, Solenoids, Driver Boards/Modules
IHSS57-36-20
ASD-B2-1521-B
Cables, Wires
821-0814-a
415-0100-150
Prototyping Products
AVT4168
DE1
Discrete Semiconductor Products
T508N12TOF
MUR20040
Test Equipment
TOP853
TOP2005
Audio Products
HUC1002
WM-64CT
View more