ZL30116

Features: • Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks• Internal APLL provides standard output clock frequencies up to 622.08 MHz that meet jitter requ...

product image

ZL30116 Picture
SeekIC No. : 004550950 Detail

ZL30116: Features: • Supports the requirements of Telcordia GR-253 and GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and the requirements of ITU-T G.781 SETS, G.813 SEC, G.823, G.824 and G.825 clocks...

floor Price/Ceiling Price

Part Number:
ZL30116
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/21

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Supports the requirements of Telcordia GR-253 and
   GR-1244 for Stratum 3, 4E, 4 and SMC clocks, and
   the requirements of ITU-T G.781 SETS, G.813
   SEC, G.823, G.824 and G.825 clocks
• Internal APLL provides standard output clock
   frequencies up to 622.08 MHz that meet jitter
   requirements for interfaces up to OC-192/STM-64
• Programmable output synthesizers generate clock
   frequencies from any multiple of 8 kHz up to
   77.76 MHz in addition to 2 kHz
• Provides two DPLLs which are independently
   configurable through a serial software interface
• DPLL1 provides all the features necessary for
   generating SONET/SDH compliant clocks including
   automatic hitless reference switching, automatic
   mode selection (locked, free-run, holdover),
   selectable loop bandwidth and pull-in range
• DPLL2 provides a comprehensive set of features
   necessary for generating derived output clocks and
   other general purpose clocks
• Provides 8 reference inputs which support clock
   frequencies with any multiples of 8 kHz up to
   77.76 MHz in addition to 2 kHz
• Supports master/slave configuration for AdvancedTCATM
• Configurable input to output delay and output to output phase alignment
• Optional external feedback path provides dynamic input to output delay compensation
• Provides 3 sync inputs for output frame pulse alignment
• Generates several styles of output frame pulses with selectable pulse width, polarity and frequency
• Flexible input reference monitoring automatically
   disqualifies references based on frequency and
   phase irregularities
• Supports IEEE 1149.1 JTAG Boundary Scan



Application

• AdvancedTCATM Systems
• Multi-Service Edge Switches or Routers
• Multi-Service Provisioning Platforms (MSPPs)
• Add-Drop Multiplexers (ADMs)
• Wireless/Wireline Gateways
• Wireless Base Stations
• DSLAM / Next Gen DLC
• Core Routers



Description

The ZL30116 SONET/SDH System Synchronizer is a highly integrated device that provides the functionality required for synchronizing network equipment. It incorporates two independent DPLLs, each capable of locking to one of eight input references and provides a wide variety of synchronized output clocks and frame pulses.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Cable Assemblies
Boxes, Enclosures, Racks
Computers, Office - Components, Accessories
Memory Cards, Modules
Inductors, Coils, Chokes
View more