Features: • Synchronizes to 8 kHz, 2.048 MHz, 8.192 MHz or 19.44 MHz input• Provides a range of clock outputs: 2.048 MHz, 4.096 MHz and 8.192 MHz• Provides 2 styles of 8 kHz framing pulses• Automatic entry and exit from freerun mode on reference fail• Provides DPLL lo...
ZL30111: Features: • Synchronizes to 8 kHz, 2.048 MHz, 8.192 MHz or 19.44 MHz input• Provides a range of clock outputs: 2.048 MHz, 4.096 MHz and 8.192 MHz• Provides 2 styles of 8 kHz framin...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter |
Symbol |
Min. |
Max. |
Units | |
1 | Supply voltage |
VDD_R |
-0.5 |
4.6 |
V |
2 | Core supply voltage |
VCORE_R |
-0.5 |
2.5 |
V |
3 | Voltage on any digital pin |
VPIN |
-0.5 |
6 |
V |
4 | Voltage on OSCi and OSCo pin |
VOSC |
-0.3 |
VDD + 0.3 |
V |
5 | Current on any pin |
IPIN |
30 |
mA | |
6 | Storage temperature |
TST |
-55 |
125 |
|
7 | TQFP 64 pin package power dissipation |
PPD |
500 |
mW | |
8 | ESD rating |
VESD |
2 |
kV |
The ZL30111 POTS line card PLL contains a digital phase-locked loop (DPLL), which provides timing and synchronization for SLIC/CODEC devices.
The ZL30111 generates TDM clock and framing signals that are phase locked to the input reference. It helps ensure system reliability by monitoring its reference for stability and by maintaining stable output clocks during short periods when the reference is unavailable.