XCR5128C

The XCR5128C CPLD (Complex Programmable Logic Device) is a member of the CoolRunner ® family of CPLDs from Xilinx. These devices combine high speed and zero power in a 128 macrocell CPLD. With the FZP design tech-nique, the XCR5128C offers true pin-to-pin speeds of 7.5 ns, while simultaneously delivering power that is less than 100 µA at standby without the need for "turbo bits" or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a tech-nique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD. These devices are the first TotalCMOS PLDs, as they use both a CMOS process technology  and the pat-ented full CMOS FZP design technique.

The Xilinx FZP CPLDs utilize the patented XPLA (eXtended Programmable Logic Array) architecture. The XPLA architecture combines the best features of both PLA and PAL type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA structure in each logic block provides a fast 7.5 ns PAL path with five dedicated product terms per output. This PAL path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block. This combination allows logic to be allocated effi-ciently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 2ns, regardless of the number of PLA product terms used, which results in worst case tPD's of only 9.5 ns from any pin to any other pin. In addition, logic that is common to multiple out-puts can be placed on a single PLA product term and
shared across multiple outputs via the OR array, effectively increasing design density.

The XCR5128C CPLDs are supported by industry standard CAE tools (Cadence/OrCAD, Exemplar Logic, Mentor,Synopsys, Synario, Viewlogic, and Synplicity), using text (ABEL, VHDL, Verilog) and/or schematic entry. Design ver-ification uses industry standard simulators for functional and timing simulation. Development is supported on per- sonal computer, Sparc, and HP platforms. Device fitting uses Xilinx developed tools including WebFITTER.  The XCR5128C CPLD is electrically reprogrammable using industry standard device programmers from vendors