XC164-16

Features: • fGPT/2 maximum resolution• 2 independent timers/counters• Timers/counters can be concatenated• 3 operating modes: Timer Mode Gated Timer Mode Counter Mode• Extended capture/reload functions via 16-bit capture/reload register CAPREL• Separate interrup...

product image

XC164-16 Picture
SeekIC No. : 004547684 Detail

XC164-16: Features: • fGPT/2 maximum resolution• 2 independent timers/counters• Timers/counters can be concatenated• 3 operating modes: Timer Mode Gated Timer Mode Counter Mode• ...

floor Price/Ceiling Price

Part Number:
XC164-16
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/23

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• fGPT/2 maximum resolution
• 2 independent timers/counters
• Timers/counters can be concatenated
• 3 operating modes:
Timer Mode
Gated Timer Mode
Counter Mode
• Extended capture/reload functions via 16-bit capture/reload register CAPREL
• Separate interrupt lines





Specifications






Description

Upon a capture or compare event, the interrupt request flag CCxIR for the respective capture/compare register CCx is automatically set. This flag can be used to generate an interrupt or trigger a PEC service request when enabled by the interrupt enable bit CCxIE. Capture interrupts can be regarded as external interrupt requests with the additional feature of recording the time at which the triggering event occurred.

Each of the CCxIR capture/compare registers has its own bitaddressable interrupt control register and its own interrupt vector allocated. These registers are organized in the same way as all other interrupt control registers. The basic register layout is shown below, Table 17-4 lists the associated addresses






Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Soldering, Desoldering, Rework Products
Audio Products
Prototyping Products
DE1
Optoelectronics
Crystals and Oscillators
View more