Features: · Double-data-rate architecture· PC2700 and PC2100· Bi-directional data strobes (DQS)· Differential clock inputs (CK & CK#)· Programmable Read Latency 2, 2.5 (clock)· Programmable Burst Length (2,4,8)· Programmable Burst type (sequential & interleave)· Auto and self refresh, (8K/...
WV3EG265M64EFSU: Features: · Double-data-rate architecture· PC2700 and PC2100· Bi-directional data strobes (DQS)· Differential clock inputs (CK & CK#)· Programmable Read Latency 2, 2.5 (clock)· Programmable Burs...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: · Double-data-rate architecture· DDR266 and DDR333• JEDEC design specifi cations· ...
Features: · Double-data-rate architecture· DDR266 and DDR333 • JEDEC design specifi cations·...
Features: ·Double-data-rate architecture·PC2700@CL=2.5·Bi-directional data strobes (DQS)·Different...
Symbol |
Parameter |
Rating |
Units |
VIN, VOUT |
Voltage on any pin relative to VSS |
-0.5 to 3.3 |
V |
VCC |
Voltage on VCC supply relative to VSS |
-1.0 to 3.6 |
V |
VCCQ |
Voltage on VCCQ supply relative to VSS |
-1.0 to 3.6 |
V |
TSTG |
Storage Temperature |
-55 to +150 |
°C |
TA |
Operating Temperature |
0 to +70 |
°C |
PD |
Power Dissipation |
16 |
W |
IOS |
Short Circuit Current |
50 |
mA |
The WV3EG265M64EFSU is a 2x64Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM component. The module consists of sixteen 64Mx8 bit with 4 banks DDR SDRAMs in FBGA packages mounted on a 200 pin substrate.
Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same WV3EG265M64EFSU to be useful for a variety of high bandwidth, high performance memory system applications.