Features: ` Double-data-rate architecture` PC2700 and PC2100` Bi-directional data strobes (DQS)` Differential clock inputs (CK & CK#)` Programmable Read Latency 2, 2.5 (clock)` Programmable Burst Length (2,4,8)` Programmable Burst type (sequential & interleave)` Auto and self refresh, (8K/...
WV3EG265M64EFSU-D4: Features: ` Double-data-rate architecture` PC2700 and PC2100` Bi-directional data strobes (DQS)` Differential clock inputs (CK & CK#)` Programmable Read Latency 2, 2.5 (clock)` Programmable Burs...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: · Double-data-rate architecture· DDR266 and DDR333• JEDEC design specifi cations· ...
Features: · Double-data-rate architecture· DDR266 and DDR333 • JEDEC design specifi cations·...
Features: ·Double-data-rate architecture·PC2700@CL=2.5·Bi-directional data strobes (DQS)·Different...
Parameter | Symbol | Value | Units |
Voltage on any pin relative to VSS | VIN, VOUT | -0.5 to 3.3 | V |
Voltage on VCC supply relative to VSS | VCC | -1.0 to 3.6 | V |
Voltage on VCCQ supply relative to VSS | VCCQ | -1.0 to 3.6 | V |
Storage Temperature | TSTG | -55 to +150 | |
Operating Temperature | TA | 0 to +70 | |
Power Dissipation | PD | 16 | W |
Short Circuit Current | IOS | 50 | mA |
The WV3EG265M64EFSU-D4 is a 2x64Mx64 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM component. The WV3EG265M64EFSU-D4 consists of sixteen 64Mx8 bit with 4 banks DDR SDRAMs in FBGA packages mounted on a 200 pin substrate.
Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the WV3EG265M64EFSU-D4 to be useful for a variety of high bandwidth, high performance memory system ap pli ca tions.