V58C3643204SAT

Features: 4 banks x 512K x 32 organizationHigh speed data transfer rates with system frequency up to 225 MHzData Mask for Write Control (DM)Four Banks controlled by BA0 & BA1Programmable CAS Latency: 3, 4Programmable Wrap Sequence: Sequential or InterleaveProgrammable Burst Length: 2, 4, 8 ful...

product image

V58C3643204SAT Picture
SeekIC No. : 004540078 Detail

V58C3643204SAT: Features: 4 banks x 512K x 32 organizationHigh speed data transfer rates with system frequency up to 225 MHzData Mask for Write Control (DM)Four Banks controlled by BA0 & BA1Programmable CAS Lat...

floor Price/Ceiling Price

Part Number:
V58C3643204SAT
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/12/25

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

 4 banks x 512K x 32 organization
 High speed data transfer rates with system frequency up to 225 MHz
 Data Mask for Write Control (DM)
 Four Banks controlled by BA0 & BA1
 Programmable CAS Latency: 3, 4
 Programmable Wrap Sequence: Sequential or Interleave
 Programmable Burst Length:
    2, 4, 8 full page for Sequential Type
    2, 4, 8 full page for Interleave Type
 Automatic and Controlled Precharge Command
 Suspend Mode and Power Down Mode
 Auto Refresh and Self Refresh
 Refresh Interval: 2048 cycles/16ms
 Available in 100-pin TQFP
 SSTL-2 Compatible I/Os
 Double Data Rate (DDR)
 Bidirectional Data Strobe (DQs) for input and output data, active on both edges
 On-Chip DLL aligns DQ and DQs transitions with CLK transitions
 Differential clock inputs CLK and CLK
 Power Supply 3.3V ± 0.3V



Pinout

  Connection Diagram


Specifications

Parameter
Symbol
Commercial
Units
Voltage on any pin relative to VSS

VIN, VOUT

-1.0 ~ 4.6
V
Voltage on VDD supply relative to VSS

VDD, VDDQ

-1.0 ~ 4.6
V
Storage temperature

TSTG

-55 ~ +150
°C
Power dissipation

PD

1.6
W

Short circuit current

IOS

50

mA




Description

The V58C3643204SAT is a four bank DDR RAM organized as 4 banks x 512K x 32. The V58C3643204SAT achieves high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock

All of the control, address, circuits are synchronized with the positive edge of an externally supplied clock. I/O transactions are possible on both edges of DQS.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, CAS latency and speed grade of the device.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Circuit Protection
Potentiometers, Variable Resistors
RF and RFID
Soldering, Desoldering, Rework Products
Semiconductor Modules
View more