UDA1324TS Selling Leads, Price trend, UDA1324TS DataSheet download, circuit diagram from SeekIC.com

Features: General· Low power consumption· Ultra low power supply voltage from 1.9 to 2.7 V · Selectable control via L3 microcontroller interface or via static pin control· System clock frequencies of 256fs, 384fs and 512fs selectable via L3 interface or 256fs and 384fs via static pin control· Supp...

See larger image

SeekIC No. : 004536236 Detail

UDA1324TS: Features: General· Low power consumption· Ultra low power supply voltage from 1.9 to 2.7 V · Selectable control via L3 microcontroller interface or via static pin control· System clock frequencies o...

UDA1324TS Data Sheet

Get Latest Price

Part Number:: UDA1324TS
Supply Ability:: 5000

Price Break

Qty
1~5000

Unit Price
Negotiable

Processing time
15 Days

SeekIC Buyer Protection PLUS - newly updated for 2013!

Escrow Protection.
Guaranteed refunds.
Secure payments.
Learn more >>

Month Sales

268 Transactions

Rating

evaluate (4.8 stars)

Upload time: 2024/11/22

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.

Product Details

Description

Features:

General
· Low power consumption
· Ultra low power supply voltage from 1.9 to 2.7 V
· Selectable control via L3 microcontroller interface or via static pin control
· System clock frequencies of 256f_s, 384f_sand 512_fsselectable via L3 interface or 256f_s and 384fs via static pin control
· Supports sampling frequencies (f_s) from 16 to 48 kHz
· Integrated digital filter plus non inverting
Digital-to-Analog Converter (DAC)
· No analog post filtering required for DAC
· Slave mode only applications
· Easy application
· Small package size (SSOP16).
Multiple format input interface
· L3 mode: I²S-bus, MSB-justified or LSB-justified 16, 18 and 20 bits format compatible
· Static pin mode: I²S-bus or LSB-justified 16, 18 and 20 bits format compatible
· 1f_s input format data rate.
DAC digital sound processing
· Digital logarithmic volume control in L3 mode
· Digital de-emphasis selection for 32, 44.1 and 48 kHz sampling frequencies in L3 mode or 44.1 kHz sampling frequency in static pin mode
· Soft mute control in static pin mode or in L3 mode.
Advanced audio configuration
· Stereo line output (volume control in L3 mode)
· High linearity, wide dynamic range and low distortion.

Application

· Portable digital audio equipment.

Pinout

Connection Diagram

Specifications

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_DDD	digital supply voltage	note 1	-	5.0	V
V_DDA	analog supply voltage	note 1		5.0	V
T_xtal(max)	maximum crystal temperature		-	150
T_stg	storage temperature		-65	+125
T_amb	ambient temperature		-40	+85
V_esd	electrostatic discharge voltage	note 2	-3000	+3000	V
V_esd	electrostatic discharge voltage	note 3	-300	+300	V
I_sc(DAC)	short-circuit current of DAC	note 4 output short-circuited to V_SSA(DAC)output short-circuited to V_DDA(DAC)	- -	450 300	mA mA

Notes
1. All supply connections must be made to the same power supply.
2. Equivalent to discharging a 100 pF capacitor via a 1.5 k series resistor, except pin 14 which can withstand ESD
pulses of -2500 to +2500 V.
3. Equivalent to discharging a 200 pF capacitor via a 2.5 H series inductor.
4. Short-circuit test at T_amb = 0 °C and V_DDA = 3 V. DAC operation after short-circuiting cannot be warranted.

Description

The UDA1324TS is a single-chip stereo DAC employing bitstream conversion techniques. The ultra low-voltage requirements make the device eminently suitable for use in portable digital audio equipment which incorporates playback functions.

The UDA1324TS supports the I²S-bus data format with word lengths of up to 20 bits, the MSB-justified data format with word lengths of up to 20 bits and the LSB-justified serial data format with word lengths of 16, 18 and 20 bits. The UDA1324TS can be used in two modes: L3 mode or static pin mode.

In the L3 mode, all digital sound processing features must be controlled via the L3 interface, including the selection of the system clock setting.

In the two static modes, the UDA1324TS can be operated in the 256f_s and 384f_s system clock mode. Muting, de-emphasis for 44.1 kHz and four digital input formats (I²S-bus or LSB-justified 16, 18 and 20 bits) can be selected via static pins. The L3 interface cannot be used in this application mode, so volume control is not available in this mode.

UDA1324TS

product image

floor Price/Ceiling Price

Price Break

Month Sales

Rating

Payment Methods

Recent History

Description

Customers Who Bought This Item Also Bought

Cables, Wires - Management(4448)

Inductors, Coils, Chokes(1216)

Test Equipment(3237)

Kits(573)

Power Supplies - External/Internal (Off-Board)(631)

Semiconductor Modules(17785)