UDA1320ATS

Features: 1.1 General· Low power consumption.· 2.7 to 3.6 V power supply.· Selectable control via L3 microcontroller interface or via static pin control.· 256, 384 and 512fs system clock (fsys), selectable via the L3 interface or 256 and 384fs clock mode via static pin control· supports sampling f...

product image

UDA1320ATS Picture
SeekIC No. : 004536234 Detail

UDA1320ATS: Features: 1.1 General· Low power consumption.· 2.7 to 3.6 V power supply.· Selectable control via L3 microcontroller interface or via static pin control.· 256, 384 and 512fs system clock (fsys), sel...

floor Price/Ceiling Price

Part Number:
UDA1320ATS
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/11/4

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

1.1 General
· Low power consumption.
· 2.7 to 3.6 V power supply.
· Selectable control via L3 microcontroller interface or via static pin control.
· 256, 384 and 512fs system clock (fsys), selectable via the L3 interface or 256 and 384fs clock mode via static pin control
· supports sampling frequencies from 16kHz to 48kHz.
· Integrated digital filter plus non inverting DAC
    Digital-to-Analog Converter (DAC).
· Easy application and no analog post filtering required for DAC.
· Slave mode only applications.
· Small package size (SSOP16).
1.2 Multiple format input interface
· I2S-bus, MSB-justified and LSB-justified 16,18 and 20 bits format compatible (in L3-mode).
· I2S-bus and LSB-justified 16,18 and 20 bits format compatible in static mode.
· 1fs input format data rate.
1.3 DAC digital sound processing
· Digital logarithmic volume control via L3.
· Digital de-emphasis for 32, 44.1 and 48 kHz fs via L3 or 44.1 kHz fs via static pin control.
· Soft mute via static pin control or via L3 interface.
1.4 Advanced audio configuration
· Stereo line output (under L3 volume control)
· High linearity, wide dynamic range, low distortion.



Application

· Portable digital audio equipment, see Fig.8.
· Set-top boxes



Pinout

  Connection Diagram


Specifications

SYMBOL PARAMETER CONDITIONS MIN. MAX.
UNIT
VDDD digital supply voltage note 1 - 5.0
V
VDDA analog supply voltage note 1   5.0
V
Txtal(max) maximum crystal
temperature
- 150
Tstg storage temperature -65 +125
Tamb ambient temperature -40 +85
Vesd electrostatic discharge voltage note 2 -3000 +3000
V
note 3 -300 +300
V

Notes
1. All supply connections must be made to the same power supply.
2. Equivalent to discharging a 100 pF capacitor via a 1.5 k series resistor, except pin 14 which must be specified to
-2500V (MIN) and +2500V (MAX).
3. Equivalent to discharging a 200 pF capacitor via a 2.5 H series inductor.



Description

The UDA1320ATS/N2 is a single-chip non inverting stereo DAC employing bitstream conversion techniques. The low power consumption and low voltage requirements make the device eminently suitable for use in digital audio equipment which incorporates playback functions.

The UDA1320ATS/N2 supports the I2S-bus data format with word lengths of up to 20 bits, the MSB-justified data format with word lengths of up to 20 bits and the LSB-justified serial data format with word lengths of 16, 18 and 20 bits.

The UDA1320ATS/N2 can be used in two modes, either L3-mode or static pin mode.

In the L3-mode, all digital sound processing features must be controlled via the L3 interface, including the selection of the system clock setting.

In the two static-modes, the UDA1320ATS/N2 can be operated in the 256fs and 384fs system clock mode. The mute, de-emphasis for 44.1 kHz and 4 digital input formats (I2S and 16, 18, 20 bits LSB formats) can be selected via static pins. The L3 interface cannot be used in this application mode, also, volume control is not available in this mode.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Optoelectronics
Line Protection, Backups
Static Control, ESD, Clean Room Products
Programmers, Development Systems
Computers, Office - Components, Accessories
Tapes, Adhesives
803
View more