Position: Home  > All Categories> Integrated Circuits (ICs) > UD61464

UD61464

Features: · Dynamic random access memory 65536 x 4 bits manufactured using a CMOS technology·RAS access times 70 ns/80 ns· TTL-compatible· Three-state outputs bidirectional· 256 refresh cycles 4 ms refresh cycle time· FAST PAGE MODE· Operating modes: Read, Write, Read - Write, RAS only Refresh, Hi...

product image

UD61464 Picture
See larger image
SeekIC No. : 004536230 Detail

UD61464: Features: · Dynamic random access memory 65536 x 4 bits manufactured using a CMOS technology·RAS access times 70 ns/80 ns· TTL-compatible· Three-state outputs bidirectional· 256 refresh cycles 4 ms ...

UD61464 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
UD61464
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/31

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

·  Dynamic random access memory 65536 x 4 bits manufactured using a CMOS technology
·  RAS access times 70 ns/80 ns
·  TTL-compatible
·  Three-state outputs bidirectional
·  256 refresh cycles 4 ms refresh cycle time
·  FAST PAGE MODE
·  Operating modes: Read, Write, Read - Write, RAS only Refresh, Hidden Refresh with address transfer
·  Low power dissipation
·  Power supply voltage 5 V
·  Package PDIP18 (300 mil)
·  Operating temperature range 0 to 70 °C
·  Quality assessment according to CECC 90000, CECC 90100 and CECC 90112


Pinout

Connection Diagram


Specifications

Absolute Maximum Ratings
Symbol
Min.
Max.
Unit
Power Supply Voltage

Input Voltage 1)

Output Voltage 1)

Output Current 1a)

Power Dissipation

Operating Temperature

Storage Temperature
VCC

VI

VO

IO

PD

Ta

Tstg
-0.5

-1.0

-1.0

-50



0

-55
7.0

7.0

7.0

50

1

70

125
V

V

V

mA

W

°C

°C



Description

Addressing

The UD61464 is a dynamic random access memory organized 65536 words by 4 bits. FPM facilitates faster data operation with predefined row address. Via 8 address inputs the 16 address bits are transmitted into the internal address memories in a time-multiplex operation. The falling RASedge takes over the row address.

After the UD61464 row address hold time the column address can be applied. The bit pattern that is available at the address outputs during the set-up time and after the falling edge of CAS is interpreted as row address. During Write the column address is taken over with the falling edge of the control signal CAS, or W, whichever becomes active as the last. The selection of one or more memory circuits can be made via the RAS input.

Read-Write-Control

The choice between Read or Write cycle is made at the W input. UD61464 HIGH at the W input causes a Read cycle, meanwhile LOW leads to a Write cycle.

Both UD61464 CAS-controlled and W-controlled Write cycles are possible with activated RAS signal.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
RF and RFID
X3C26P1-30S
1P620S
Crystals and Oscillators
WT325BI0030.000000
2SB49
Line Protection, Backups
BX0023
A20B-1008-0550
Motors, Solenoids, Driver Boards/Modules
IHSS57-36-20
ASD-B2-1521-B
Tapes, Adhesives
803
AC452-2
LED Products
LM24P20
KCG057QV1DB-G770
View more