Features: • UTOPIA and 16-Bit (ATM or PHY) Layer cell interfaces• Inlet-side address translation and routing header insertion, using external SRAM of up to 256 kB• Programmable OAM-cell and RM-cell routing• CellBus bus access request, grant reception and bus transmission...
TXC-05802B: Features: • UTOPIA and 16-Bit (ATM or PHY) Layer cell interfaces• Inlet-side address translation and routing header insertion, using external SRAM of up to 256 kB• Programmable OAM...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Transmits and receives at STS-3/STM-1 rates• Compatible with available opt...
Parameter | Symbol | Min | Max | Unit | Conditions |
Supply voltage, Input/Output | VDDIO | -0.3 | +7.0 | V | Note 1 |
Supply voltage, Core | VDD3 | -0.3 | +6.0 | V | Note 1 |
DC input voltage | VIN | -0.3 | VDDIO +0.3 | V | Note 1 |
Storage temperature range | TS | -55 | +150 | oC | Note 1 |
Ambient operating temperature | TA | -40 | +85 | oC | 0 ft/min linear airflow |
Ambient operating temperature | ME | 5 | Level | per EIA/JEDEC JESD22-A112-A | |
Relative Humidity, during assembly | RH | 30 | 60 | % | Note 2 |
Relative Humidity, in-circuit | RH | 0 | 100 | % | non-condensing |
ESD Classification, Human Body Model (HBM) | ESD | absolute value 2000 | V | Note 3 and 4 |
Notes:
1. Conditions exceeding the Min or Max values may cause permanent failure. Exposure to conditions near the Min or Max values for extended periods may impair device reliability.
2. Pre-assembly storage in non-drypack conditions is not recommended. Please refer to the instructions on the "CAUTION" label on the drypack bag in which devices are supplied.
3. Absolute value 500 V only at the VDDIO and VDD3 pins. Meets new JEDEC Charged Device Model (CDM) standard,
JESD22-C101.
4. Test method for ESD per MIL-STD-883D, Method 3015.7.
CUBIT-ProTM is a single-chip solution for implementing cost effective ATM access systems. TXC-05802B is based on the CellBus® Bus Architecture (CellBus). Such systems are constructed from a number of CUBIT-Pro devices, all interconnected by a 37-line common bus, the CellBus bus. When operating at a 38 MHz clock rate, a CellBus bus system can handle 1 Gbit/s of net ATM cell bandwidth. CUBIT-Pro supports unicast and multicast transfers, and has all necessary functions for implementing a switch: cell address translation, cell routing, and outlet cell queuing.
The TXC-05802B has GTL+ drivers with improved slew rate control. This ensures CellBus compatibility with new generations of CellBus devices. The TXC-05802B is a functional replacement for the TXC-05802 and is targeted for GTL+ applications. It can operate with dual 5 V and 3.3 V supplies, or a single 3.3 V supply.