Features: · Suitable for analog tuners and for digital CATV tuners· Compatible with TUA6024-S and TUA6024-K in normal mode· New features in extended mode· Full ESD protection· High impedance mixer input for LOW/MID band· Low impedance mixer input for HIGH band· 4 pin oscillator for LOW/MID band· 4...
TUA60242: Features: · Suitable for analog tuners and for digital CATV tuners· Compatible with TUA6024-S and TUA6024-K in normal mode· New features in extended mode· Full ESD protection· High impedance mixer i...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Parameter 1) | Symbol |
Limit Values |
Unit | Remarks | |
min |
max | ||||
Supply voltage | VCC |
-0.3 |
6 |
V | |
Ambient temperature | TA |
-10 |
TAmax2). |
||
Junction temperature | TJ |
+125 |
|||
Storage temperature | TStg |
-40 |
+125 |
||
Temperature difference junction to case 3). | TJC |
2 |
K | ||
CP | VCHGPMP |
-0.3 |
3 |
V | |
ICHGPMP |
3 |
mA | |||
Crystal oscillator pin XTAL | VXTAL |
VCC |
V | ||
IXTAL |
-5 |
mA | |||
Bus input/output SDA | VSDA |
-0.3 |
6 |
V | |
Bus output current SDA | ISDA(L) |
5 |
mA | open collector | |
Bus input SCL | VSCL |
-0.3 |
6 |
V | |
Chip address switch AS | VAS |
-0.3 |
VCC |
V | |
VCO tuning output (loop filter) | VT |
-0.3 |
35 |
V | |
ADC input | VADC |
-0.3 |
VCC |
V | |
Port outputs PLOW, PMID, PHIGH | VP |
-0.3 |
VCC |
V | |
IP(L) |
25 |
mA | tmax = 0.1 sec. at 5.5 V | ||
Total port output current | IP(L) |
40 |
mA | tmax = 0.1 sec. at 5.5 V | |
Mix input LOW/MID | Vi |
-0.3 |
3 |
V | |
Mix inputs HIGH | Vi |
2 |
V | ||
Ii |
-5 |
6 |
mA | ||
VCO base voltage | VB |
-0.3 |
3 |
V | |
VCO collector voltage | VC |
VCC |
V | ||
all pins | VESD | kV | |||
2 |
The TUA60242 device combines a digitally programmable phase locked loop (PLL), with a mixer-oscillator block including two balanced mixers and oscillators for use in TV and VCR tuners.
The PLL block with four selectable chip addresses forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the tuner oscillator up to 1024 MHz in increments of 31.25, 50, 62.5 or 166.7 kHz. The tuning process is controlled by a microprocessor via an I2C bus. The device has three output ports. A flag is set when the loop is locked. It can be read by the processor via the I2C bus.
The mixer-oscillator block includes two balanced mixers (one mixer with highimpedance input and one mixer with a balanced low-impedance input), two frequency and amplitude-stable balanced oscillators for LOW/MID and HIGH, an
IF amplifier, a low-noise reference voltage source, and a band switch.