Features: ` Parallel-Protocol Support Is Fully Compliant to Futurebus+ Standard (IEEE Std 896.11991)` Interfaces to a Variety of Popular Microprocessors Such as SPARCE, 680x0, 88xxx, 80x86, and Alpha AXPE` Can be Used in Conjuction With the TFB2002BM or Standalone With a User-Defined Controller` 6...
TFB2022AM: Features: ` Parallel-Protocol Support Is Fully Compliant to Futurebus+ Standard (IEEE Std 896.11991)` Interfaces to a Variety of Popular Microprocessors Such as SPARCE, 680x0, 88xxx, 80x86, and Alph...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The TFB2022AM data-path unit (DPU) is a member of the Texas Instruments Futurebus+ chip set. This chip set provides an integrated approach to the Futurebus+ interface that reduces new-product design time, allows more functionality per circuit board, improves overall interface reliability, and reduces end-user down time through built-in test capabilities.The Futurebus+ chip set is capable of supporting, in any combination, 32- or 64-bit data widths on both the host-bus interface and Futurebus+. The address width is programmable to be 32 bits or 36 bits (with either data width).
The TFB2022AM can be used with a TFB2002BM Futurebus+ I/O controller to provided a complete 64-bit Profile B interface. It allows great flexibility in the design of the system and in the host features that can be supported. It can also be used with a user-defined controller to provide a variety of performance features. When used together, the TFB2022AM and TFB2002BM provide the Futurebus+ and host bus protocol control for the first 64 bits of data and 36 bits of address. The TFB2022AM contains a bidirectional FIFO for high-speed transmission of data in either compelled or packet mode, address control for 36 bits of address, and related CSR locations. All Profile-A-/ and Profile-B-required CSRs are implemented either on this device the or TFB2002BM.
The TFB2022AM is optimized for Profile-B modules. Several processors can reside on a single module with the DPU as long as they do not require the DPU/IOC to understand cache-coherent operation. The module can contain memory or I/O units in addition to processors. The TFB2022AM is best suited for I/O or memory modules.
The MS<1:0> signals provide a pre-address decode mechanism, enabling the user to implement simplified decode logic in the logic interface. These signals indicate whether an access is being made to host memory,extended units space, host CSR space or to a message mailbox.
The TFB2022AM is characterized over the full military temperature range of 55°C to 125°C