Features: ` 12-bit resolution` Optimized for both Nyquist and high IF sampling` High-speed sampling rate up to 105 MHz` Maximum analog input frequency of 330 MHz (see Application section)` Only 2 clock cycles latency` 5 V power supplies and 3.3 V output power supply` Binary or two's-complement CMO...
TDA8769: Features: ` 12-bit resolution` Optimized for both Nyquist and high IF sampling` High-speed sampling rate up to 105 MHz` Maximum analog input frequency of 330 MHz (see Application section)` Only 2 cl...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
` 12-bit resolution
` Optimized for both Nyquist and high IF sampling
` High-speed sampling rate up to 105 MHz
` Maximum analog input frequency of 330 MHz (see Application section)
` Only 2 clock cycles latency
` 5 V power supplies and 3.3 V output power supply
` Binary or two's-complement CMOS outputs
` Programmable Complete Conversion Signal (CCS) CMOS output
` In-range CMOS compatible output
` CMOS compatible static digital inputs
` LVTTL and LVCMOS compatible digital outputs
` Differential clock input PECL; sine wave and TTL compatible
` Integrated track-and-hold amplifier
` Differential analog input
` External amplitude range control
` Full-scale controllable from 1.5 to 1.9 V (p-p)
` Voltage controlled regulator included
` Temperature range from -40 to +85 °C.
The TDA8769 is a BiCMOS 12-bit Analog-to-Digital Converter (ADC) optimized for GSM/EDGE, W-CDMA and CDMA2000 radio transceivers, high data rate radios and other applications such as advanced FM radio and professional imaging. Its main innovation is the RF sampling, based on a high-speed clock of up to 105 Msps combined with high input frequencies of up to 250 MHz.
It converts the analog input signal into 12-bit binary coded digital words at a maximum sampling rate of 105 MHz.
The TDA8769 analog performances have been proven in various multi-carrier 3G radio receivers, providing the best-in-class Adjacent Channel Selectivity (ACS) up to 80 dB.
Moreover the TDA8769 offers the lowest clock cycle latency, which enables competitive and optimized feedback loops in controlled systems.
All static digital inputs (TH, CEN, OTC, DEL0 and DEL1) are CMOS compatible and all outputs are LVTTL and LVCMOS compatible. A sine wave clock input signal can also be used.